Skip to content
GitLab
Explore
Sign in
Primary navigation
Search or go to…
Project
I
intel-soc-ctucanfd
Manage
Activity
Members
Labels
Plan
Issues
0
Issue boards
Milestones
Wiki
Code
Merge requests
0
Repository
Branches
Commits
Tags
Repository graph
Compare revisions
Snippets
Build
Pipelines
Jobs
Pipeline schedules
Artifacts
Deploy
Releases
Package Registry
Operate
Environments
Terraform modules
Monitor
Incidents
Analyze
Value stream analytics
Contributor analytics
CI/CD analytics
Repository analytics
Help
Help
Support
GitLab documentation
Compare GitLab plans
Community forum
Contribute to GitLab
Provide feedback
Keyboard shortcuts
?
Snippets
Groups
Projects
Show more breadcrumbs
canbus
intel-soc-ctucanfd
Merge requests
!1
Add config files
Code
Review changes
Check out branch
Download
Patches
Plain diff
Merged
Add config files
add-config-files
into
master
Overview
1
Commits
2
Pipelines
0
Changes
2
Merged
Jaroslav Beran
requested to merge
add-config-files
into
master
4 years ago
Overview
1
Commits
2
Pipelines
0
Changes
2
Expand
These commits add conversion setup file for bitstream conversion and Makefile.
0
0
Merge request reports
Compare
master
master (base)
and
latest version
latest version
06e492e0
2 commits,
4 years ago
2 files
+
67
−
0
Inline
Compare changes
Side-by-side
Inline
Show whitespace changes
Show one file at a time
Files
2
Search (e.g. *.vue) (Ctrl+P)
cyclone-5/soc-5csema4u23c6/Makefile
0 → 100644
+
36
−
0
Options
#
# Quartus tools has to be in the PATH.
# This can be achieved by entering the
# Embedded Command Shell, whichis located
# in Quartus installation directory
# (intelFPGA/18.1/embedded/embedded_command_shell.sh)
#
QUARTUS_PROJECT_NAME
=
soc_system
QUARTUS_PROJECT_FILE
=
$(
QUARTUS_PROJECT_NAME
)
.qsf
QUARTUS_QIP_FILE
=
$(
QUARTUS_PROJECT_NAME
)
/synthesis/
$(
QUARTUS_PROJECT_NAME
)
.qip
CONVERSION_SETUP_FILE
=
conversion_setup_sof-to-rbf.cof
all
:
$(QUARTUS_PROJECT_NAME).rbf
$(QUARTUS_PROJECT_NAME).rbf
:
$(QUARTUS_PROJECT_NAME).sof
quartus_cpf
-c
$(
CONVERSION_SETUP_FILE
)
$(QUARTUS_PROJECT_NAME).sof
:
transform_qip
quartus_sh
--flow
compile
$(
QUARTUS_PROJECT_NAME
)
.qsf
transform_qip
:
qip
sed
-i
's/\(\-library\) "soc_system" \(.*"submodules\/ctucanfd.*".*\)/\1 "ctu_can_fd_rtl" \2/'
$(
QUARTUS_QIP_FILE
)
qip
:
$(QUARTUS_QIP_FILE)
$(QUARTUS_PROJECT_NAME)/$(QUARTUS_PROJECT_NAME).qip
:
qsys-generate
$(
QUARTUS_PROJECT_NAME
)
.qsys
--synthesis
=
VHDL
--output-directory
=
$(
QUARTUS_PROJECT_NAME
)
--family
=
"Cyclone V"
--part
=
5CSEMA4U23C6
clean
:
rm
-rf
$(
QUARTUS_PROJECT_NAME
)
$(
QUARTUS_PROJECT_NAME
)
.
{
sof,rbf,fit
*
,map
*
,sta
*
,done,pin
*
,jdi,sld,asm
*
,flow
*
}
db incremental_db hps_isw_handoff hps_sdram_p0_summary.csv c5_pin_model_dump.txt
.PHONY
:
clean all transform_qip qip