Skip to content
GitLab
Explore
Sign in
canbus
CTU CAN FD IP Core
Merge requests
Open
1
Merged
436
Closed
60
All
497
Actions
Subscribe to RSS feed
Recent searches
{{formattedKey}}
{{ title }}
{{ help }}
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
Upcoming
Started
{{title}}
None
Any
{{title}}
None
Any
{{title}}
None
Any
{{name}}
Yes
No
Yes
No
{{title}}
{{title}}
{{title}}
Title
driver: Try to include checkpatch in linux driver makefile.
!308
· created
Dec 10, 2019
by
Ille, Ondrej, Ing.
Merged
0
updated
Dec 13, 2019
driver: update user-space test for new reserved PID:VID 1760:0xff00.
!209
· created
Jan 23, 2019
by
Pavel Pisa
Merged
0
updated
Jan 23, 2019
Fix CI output buffering, add missing unit test to nightly build
!112
· created
Jun 19, 2018
by
Martin Jeřábek
Merged
0
updated
Jun 19, 2018
Fix CI pages job, optimize clock generation in tests
!109
· created
Jun 18, 2018
by
Martin Jeřábek
Merged
0
updated
Jun 18, 2018
Fixed MODE[RST] does not autoclear.
!184
· created
Jan 06, 2019
by
Ille, Ondrej, Ing.
Merged
0
updated
Jan 06, 2019
fix link in README
!111
· created
Jun 18, 2018
by
Martin Jeřábek
Merged
0
updated
Jun 18, 2018
Ghdl sanity test
!27
· created
Jan 30, 2018
by
Martin Jeřábek
Merged
2
updated
Feb 01, 2018
Merge current documentation changes
!163
· created
Sep 28, 2018
by
Martin Jeřábek
Doing
Release 2.1
Merged
0
updated
Sep 28, 2018
Merge interfacing CAN FD core to PCI Express bus
!179
· created
Jan 03, 2019
by
Pavel Pisa
Merged
3
updated
Jan 10, 2019
Merge PCI express support implementation in CTU CAN FD driver
!178
· created
Jan 03, 2019
by
Pavel Pisa
Closed
0
updated
Jan 03, 2019
Move to version 2.4.
!461
· created
Aug 28, 2021
by
Ille, Ondrej, Ing.
Release 2.4
Merged
0
updated
Aug 28, 2021
Optimize feature tests
!114
· created
Jun 20, 2018
by
Martin Jeřábek
Merged
0
updated
Jun 20, 2018
Pci driver+without vhdl 2008 trial to start automatic testing
!182
· created
Jan 06, 2019
by
Pavel Pisa
Closed
0
updated
Jan 06, 2019
Port sanity test configuration to VHDL
!28
· created
Feb 05, 2018
by
Martin Jeřábek
Test maintenance
Merged
5
updated
Feb 06, 2018
README: fix path to documentation
!158
· created
Sep 25, 2018
by
Martin Jeřábek
Merged
0
updated
Sep 25, 2018
README, synthesis: Reduce size of RX Buffer in maximal design config to 1024...
!487
· created
Jul 15, 2022
by
Ille, Ondrej, Ing.
Release 3.0
Merged
0
updated
Jul 15, 2022
Reg automation
!31
· created
Feb 07, 2018
by
Ille, Ondrej, Ing.
Single source approach
Merged
0
updated
Feb 07, 2018
Reg automation
!30
· created
Feb 06, 2018
by
Ille, Ondrej, Ing.
Single source approach
Merged
0
updated
Feb 06, 2018
Reg automation
!29
· created
Feb 06, 2018
by
Ille, Ondrej, Ing.
Single source approach
Merged
0
updated
Feb 06, 2018
Reg automation
!26
· created
Jan 27, 2018
by
Ille, Ondrej, Ing.
Single source approach
Merged
0
updated
Jan 27, 2018
Prev
1
2
3
4
5
6
7
8
9
…
25
Next