Skip to content
GitLab
Explore
Sign in
canbus
CTU CAN FD IP Core
Merge requests
Open
1
Merged
436
Closed
60
All
497
Actions
Subscribe to RSS feed
Recent searches
{{formattedKey}}
{{ title }}
{{ help }}
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
Upcoming
Started
{{title}}
None
Any
{{title}}
None
Any
{{title}}
None
Any
{{name}}
Yes
No
Yes
No
{{title}}
{{title}}
{{title}}
Milestone due date
Resolve: ROM mode support
!396
· created
Feb 04, 2021
by
Ille, Ondrej, Ing.
FPGA resource optimization
Merged
0
updated
Feb 04, 2021
Reg automation
!31
· created
Feb 07, 2018
by
Ille, Ondrej, Ing.
Single source approach
Merged
0
updated
Feb 07, 2018
Reg automation
!30
· created
Feb 06, 2018
by
Ille, Ondrej, Ing.
Single source approach
Merged
0
updated
Feb 06, 2018
Reg automation
!29
· created
Feb 06, 2018
by
Ille, Ondrej, Ing.
Single source approach
Merged
0
updated
Feb 06, 2018
Reg automation
!26
· created
Jan 27, 2018
by
Ille, Ondrej, Ing.
Single source approach
Merged
0
updated
Jan 27, 2018
Reg automation
!25
· created
Jan 24, 2018
by
Ille, Ondrej, Ing.
Single source approach
Merged
0
updated
Jan 24, 2018
Reg automation
!24
· created
Jan 23, 2018
by
Ille, Ondrej, Ing.
Single source approach
Merged
0
updated
Jan 23, 2018
Automation of Core resource evaluation
!17
· created
Dec 20, 2017
by
Ille, Ondrej, Ing.
FPGA resource optimization
Merged
0
updated
Dec 20, 2017
Resource optimizations
!16
· created
Dec 19, 2017
by
Ille, Ondrej, Ing.
FPGA resource optimization
Merged
0
updated
Dec 19, 2017
Resource optimizations
!9
· created
Dec 09, 2017
by
Ille, Ondrej, Ing.
FPGA resource optimization
Merged
0
updated
Dec 09, 2017
RX CRC reorganized
!8
· created
Dec 09, 2017
by
Ille, Ondrej, Ing.
FPGA resource optimization
Merged
0
updated
Dec 09, 2017
Resource optimizations
!7
· created
Dec 09, 2017
by
Ille, Ondrej, Ing.
FPGA resource optimization
Merged
0
updated
Dec 09, 2017
Resource optimizations
!5
· created
Dec 05, 2017
by
Ille, Ondrej, Ing.
FPGA resource optimization
Merged
0
updated
Dec 05, 2017
Rx data to ram
!3
· created
Dec 01, 2017
by
Ille, Ondrej, Ing.
FPGA resource optimization
Merged
0
updated
Dec 01, 2017
Rx data to ram
!2
· created
Nov 30, 2017
by
Ille, Ondrej, Ing.
FPGA resource optimization
Merged
0
updated
Nov 30, 2017
Resolve "Whole TXT buffer in SRAM"
!50
· created
Mar 26, 2018
by
Ille, Ondrej, Ing.
Socket CAN release features
Merged
0
updated
Mar 26, 2018
Resolve "Socket CAN driver low level draft"
!49
· created
Mar 19, 2018
by
Ille, Ondrej, Ing.
Socket CAN release features
Merged
0
updated
Mar 19, 2018
Resolve "Add driver prefix"
!48
· created
Mar 12, 2018
by
Ille, Ondrej, Ing.
Socket CAN release features
Merged
0
updated
Mar 12, 2018
Resolve "Stabilize register map"
!47
· created
Mar 12, 2018
by
Ille, Ondrej, Ing.
Socket CAN release features
Merged
0
updated
Mar 12, 2018
Resolve "Interrupt register extension"
!46
· created
Mar 12, 2018
by
Ille, Ondrej, Ing.
Socket CAN release features
Merged
0
updated
Mar 12, 2018
Prev
1
2
3
4
5
…
22
Next