Skip to content

GitLab

  • Projects
  • Groups
  • Snippets
  • Help
    • Loading...
  • Help
    • Help
    • Support
    • Community forum
    • Submit feedback
    • Contribute to GitLab
  • Sign in
C
CTU CAN FD IP Core
  • Project overview
    • Project overview
    • Details
    • Activity
    • Releases
  • Repository
    • Repository
    • Files
    • Commits
    • Branches
    • Tags
    • Contributors
    • Graph
    • Compare
  • Issues 14
    • Issues 14
    • List
    • Boards
    • Labels
    • Service Desk
    • Milestones
  • Merge Requests 0
    • Merge Requests 0
  • CI / CD
    • CI / CD
    • Pipelines
    • Jobs
    • Schedules
  • Operations
    • Operations
    • Incidents
    • Environments
  • Packages & Registries
    • Packages & Registries
    • Container Registry
  • Analytics
    • Analytics
    • CI / CD
    • Repository
    • Value Stream
  • Wiki
    • Wiki
  • Snippets
    • Snippets
  • Members
    • Members
  • Collapse sidebar
  • Activity
  • Graph
  • Create a new issue
  • Jobs
  • Commits
  • Issue Boards
  • canbus
  • CTU CAN FD IP Core
  • Issues
  • #187

Closed
Open
Opened Sep 09, 2018 by Ille, Ondrej, Ing.@illeondrMaintainer

Examine consecutive write data overrun and clear interrupt

Upon overrun on RX Buffer, clear overrun flag is set. It is possible that if two consecutive memory accesses to CMD[CDO] and INT_STAT (write to clear interrupt by overrun), this interrupt won't be cleared, since overrun is cleared two clock cycles later.

Create testbench which will resolve this possibility!

Assignee
Assign to
None
Milestone
None
Assign milestone
Time tracking
None
Due date
None
Reference: canbus/ctucanfd_ip_core#187