Examine consecutive write data overrun and clear interrupt
Upon overrun on RX Buffer, clear overrun flag is set. It is possible that if two consecutive memory accesses to CMD[CDO] and INT_STAT (write to clear interrupt by overrun), this interrupt won't be cleared, since overrun is cleared two clock cycles later.
Create testbench which will resolve this possibility!