Skip to content
GitLab
Explore
Sign in
canbus
CTU CAN FD IP Core
Merge requests
Open
0
Merged
439
Closed
60
All
499
Actions
Subscribe to RSS feed
Recent searches
{{formattedKey}}
{{ title }}
{{ help }}
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
Upcoming
Started
{{title}}
None
Any
{{title}}
None
Any
{{title}}
None
Any
{{name}}
Yes
No
Yes
No
{{title}}
{{title}}
{{title}}
Title
src: Gate RTR flag when CAN FD flag is sampled!
!334
· created
Apr 04, 2020
by
Ille, Ondrej, Ing.
ISO conformance testing
Merged
0
updated
Apr 04, 2020
src: Gate "timestamp_valid" by MODE[TTTM], when time-triggered transmission is...
!454
· created
Jun 18, 2021
by
Ille, Ondrej, Ing.
Release 2.4
Merged
0
updated
Jun 18, 2021
src: Implement memory testability for RX buffer RAM and TXT buffer RAMs.
!423
· created
May 02, 2021
by
Ille, Ondrej, Ing.
Release 2.4
Merged
0
updated
May 02, 2021
src: Implement scan mode support
!424
· created
May 05, 2021
by
Ille, Ondrej, Ing.
Release 2.4
Merged
0
updated
May 05, 2021
src: Make TX_COMMAND[TXBI] to keep its value. Allows issuing command to TXT...
!452
· created
Jun 14, 2021
by
Ille, Ondrej, Ing.
Release 2.4
Merged
0
updated
Jun 14, 2021
src: Re-generate reg-map with register instance per field to reduce number of...
!493
· created
Feb 14, 2023
by
Ille, Ondrej, Ing.
Release 2.5
Merged
0
updated
Feb 18, 2023
SRC REGISTERS Fixed reset.
!187
· created
Jan 06, 2019
by
Ille, Ondrej, Ing.
ISO optimizations
Merged
0
updated
Jan 06, 2019
src: Remove assertion on test access when CTU CAN FD is running. We need to...
!483
· created
Jul 04, 2022
by
Ille, Ondrej, Ing.
Release 3.0
Merged
0
updated
Jul 13, 2022
src: Remove capture register for segment end due to hard SYNC. This is legacy,...
!446
· created
May 30, 2021
by
Ille, Ondrej, Ing.
Release 2.4
Merged
0
updated
May 30, 2021
src: Remove explicit architectures
!241
· created
Mar 18, 2019
by
Ille, Ondrej, Ing.
ISO optimizations
Merged
0
updated
Mar 18, 2019
src: Remove Functional coverage for Priority decoder cells. VCS does not...
!495
· created
Sep 08, 2023
by
Ille, Ondrej, Ing.
Merged
0
updated
Sep 28, 2023
src: Remove instances of split strings in PSLs report statement.
!458
· created
Aug 19, 2021
by
Ille, Ondrej, Ing.
Merged
0
updated
Aug 19, 2021
src: Remove "severity error" from PSL assertions.
!456
· created
Aug 19, 2021
by
Ille, Ondrej, Ing.
Merged
0
updated
Aug 19, 2021
src: Remove txtb_unlock as a part of txtb_hw_cmd record. Re-create the signal...
!501
· created
May 08, 2024
by
Ille, Ondrej, Ing.
Release 2.6
Merged
0
updated
May 08, 2024
src: Remove unreachable code. Now if FD frames are turned off and attempted,...
!443
· created
May 28, 2021
by
Ille, Ondrej, Ing.
Release 2.4
Merged
0
updated
May 28, 2021
src: Resolve warnings from Vivado synthesis.
!333
· created
Mar 04, 2020
by
Ille, Ondrej, Ing.
Merged
0
updated
Mar 27, 2020
src: Retain erro counter value if integration ends after protocol exception.
!370
· created
Oct 22, 2020
by
Ille, Ondrej, Ing.
ISO optimizations
Merged
0
updated
Oct 22, 2020
src,test: Fix No positive resynchronisation.
!339
· created
May 06, 2020
by
Ille, Ondrej, Ing.
ISO optimizations
Merged
0
updated
May 06, 2020
src,test: Remove obsolete CAN ID from can_top_level.
!265
· created
Oct 09, 2019
by
Ille, Ondrej, Ing.
ISO optimizations
Merged
0
updated
Oct 09, 2019
src, test: Resolve synthesis complaints!
!300
· created
Dec 04, 2019
by
Ille, Ondrej, Ing.
Merged
0
updated
Dec 06, 2019
Prev
1
…
15
16
17
18
19
20
21
22
Next