Skip to content
GitLab
Explore
Sign in
canbus
CTU CAN FD IP Core
Merge requests
Open
0
Merged
439
Closed
60
All
499
Actions
Subscribe to RSS feed
Recent searches
{{formattedKey}}
{{ title }}
{{ help }}
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
Upcoming
Started
{{title}}
None
Any
{{title}}
None
Any
{{title}}
None
Any
{{name}}
Yes
No
Yes
No
{{title}}
{{title}}
{{title}}
Title
src: Add Interrupt manager functional coverage.
!227
· created
Feb 23, 2019
by
Ille, Ondrej, Ing.
Functional coverage
Merged
0
updated
Feb 23, 2019
src: Add reset of control counter in Passive Error flag upon different bit sampled.
!361
· created
Oct 01, 2020
by
Ille, Ondrej, Ing.
ISO optimizations
Merged
0
updated
Oct 01, 2020
src: Add res_n_out to can_top_level. Reset AHB IFC flops by res_n_out, hresetn...
!430
· created
May 16, 2021
by
Ille, Ondrej, Ing.
Release 2.4
Merged
0
updated
May 16, 2021
src: Avoid using auto-gate for PC FSM. This should provide better
!331
· created
Jan 18, 2020
by
Ille, Ondrej, Ing.
Release 2.3
Merged
0
updated
Jan 18, 2020
src: bug-fix take care of simultaneous SSP and RX Trigger.
!295
· created
Nov 29, 2019
by
Ille, Ondrej, Ing.
Release 2.3
Merged
0
updated
Nov 29, 2019
src: Do not consider passive error flag for Error exception!
!273
· created
Oct 25, 2019
by
Ille, Ondrej, Ing.
Merged
0
updated
Oct 25, 2019
src: Don't use reset on RAM content in simulation.
!270
· created
Oct 17, 2019
by
Ille, Ondrej, Ing.
Merged
0
updated
Oct 30, 2019
src: Fix bus-sampling cover points.
!390
· created
Dec 12, 2020
by
Ille, Ondrej, Ing.
Functional coverage
Merged
0
updated
Dec 12, 2020
src: Fix hard synchronization in TSEG2 of idle/intermission.
!381
· created
Nov 21, 2020
by
Ille, Ondrej, Ing.
ISO optimizations
Merged
0
updated
Nov 21, 2020
src: Fix invalid definition.
!332
· created
Feb 25, 2020
by
Ille, Ondrej, Ing.
Release 2.3
Merged
0
updated
Feb 25, 2020
src: Fix mismatching port direction.
!301
· created
Dec 06, 2019
by
Ille, Ondrej, Ing.
Merged
0
updated
Dec 06, 2019
src: Fix No resynchronisation during data phase of FD frame. No Sync should be...
!375
· created
Oct 29, 2020
by
Ille, Ondrej, Ing.
ISO optimizations
Merged
0
updated
Oct 29, 2020
src: Fix, only active error flag should be considered.
!266
· created
Oct 09, 2019
by
Ille, Ondrej, Ing.
ISO optimizations
Merged
0
updated
Oct 09, 2019
src: Fix output reading!
!285
· created
Nov 08, 2019
by
Ille, Ondrej, Ing.
Merged
0
updated
Nov 08, 2019
src: Fix Overload delimiter duration!
!335
· created
Apr 14, 2020
by
Ille, Ondrej, Ing.
ISO optimizations
Merged
0
updated
Apr 14, 2020
src: Fix possible PSL grammar inconsistencies.
!373
· created
Oct 26, 2020
by
Ille, Ondrej, Ing.
ISO optimizations
Merged
0
updated
Oct 27, 2020
src: Fix remaining severity occurences in PSLs. Fix multi-line report in PSL.
!457
· created
Aug 19, 2021
by
Ille, Ondrej, Ing.
Merged
0
updated
Aug 19, 2021
src: Fix trigger shifting. Block original trigger.
!342
· created
Jul 09, 2020
by
Ille, Ondrej, Ing.
ISO optimizations
Merged
0
updated
Jul 09, 2020
src: Further dead-code elimination, remove unused stuff and un-needed generics.
!449
· created
Jun 03, 2021
by
Ille, Ondrej, Ing.
Release 2.4
Merged
0
updated
Jun 03, 2021
src: Gate reset by SETTINGS[ENA]. Keep all logic reset when disabled. Fixes...
!444
· created
May 29, 2021
by
Ille, Ondrej, Ing.
Release 2.4
Merged
0
updated
May 29, 2021
Prev
1
…
14
15
16
17
18
19
20
21
22
Next