• Ille, Ondrej, Ing.'s avatar
    src: Use TX Trigger for SSP. · d40dc7e5
    Ille, Ondrej, Ing. authored
    One clock cycle delay added so that data are already available on
    TX. This imposes lower limit of 2 on length of SSP! Data are shifted
    to TX Data cache by the same trigger. Furthermore, TX Trigger is
    gated everywhere apart from Secondary sampling!
    d40dc7e5
Name
Last commit
Last update
..
bit_err_detector.vhd Loading commit data...
bus_sampling.vhd Loading commit data...
data_edge_detector.vhd Loading commit data...
sample_mux.vhd Loading commit data...
trv_delay_meas.vhd Loading commit data...
tx_data_cache.vhd Loading commit data...