Bug-fix of TX Arbitrator testbench:
1. If HW command is ready, buffer should be not aborted. (As if simultaneous SW and HW commands are active) 2. Changed delay counter after timestamp selection to wait only for two more clock cycles (as if only frame format word was selected).
130-tx-arbitrator-pipeline-hazard-unit in 56 seconds2 jobs for