Re-write design assertions to PSL
Use PSL assertions instead of VHDL assertions through the RTL sources. This has one single reason, it is reported in functional coverage report and we can see the assertion result, otherwise it is just burried in the code.