Bus sync optimization
ssp_shift shift register for secondary sampling point of the Data phase during FD transmission is problematic from resource usage point of view.
Think of solutions for this. Can we remove direct addressing?? I assume not, since the length of the shift register is not fixed (it is given by transceiver delay)...