Commit 3b6cbe45 authored by Ille, Ondrej, Ing.'s avatar Ille, Ondrej, Ing.

Removed duplicate driver for higher bits of LOG_STATUS register.

parent 1e2ac22c
Pipeline #5595 passed with stages
in 11 minutes and 4 seconds
This diff is collapsed.
......@@ -1659,7 +1659,6 @@ begin
log_size;
-- Pad unused by zeroes
Event_Logger_in.log_status(15 downto 8) <= (OTHERS => '0');
Event_Logger_in.log_status(6 downto 3) <= (OTHERS => '0');
end block log_status_block;
......
<?xml version="1.0"?>
<Runs Version="1" Minor="0">
<Run Id="Benchmark:Minimal_configuration" LaunchDir="/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/synthesis/Vivado/xilinx_benchmark/xilinx_benchmark.runs/Benchmark:Minimal_configuration" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
</Runs>
<?xml version="1.0"?>
<Runs Version="1" Minor="0">
<Run Id="Benchmark:Minimal_configuration" LaunchDir="/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/synthesis/Vivado/xilinx_benchmark/xilinx_benchmark.runs/Benchmark:Minimal_configuration" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
</Runs>
<?xml version="1.0"?>
<Runs Version="1" Minor="0">
<Run Id="Benchmark:Minimal_configuration" LaunchDir="/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/synthesis/Vivado/xilinx_benchmark/xilinx_benchmark.runs/Benchmark:Minimal_configuration" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
</Runs>
<?xml version="1.0"?>
<Runs Version="1" Minor="0">
<Run Id="Benchmark:Minimal_configuration" LaunchDir="/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/synthesis/Vivado/xilinx_benchmark/xilinx_benchmark.runs/Benchmark:Minimal_configuration" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
</Runs>
<?xml version="1.0"?>
<Runs Version="1" Minor="0">
<Run Id="Benchmark:Minimal_configuration" LaunchDir="/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/synthesis/Vivado/xilinx_benchmark/xilinx_benchmark.runs/Benchmark:Minimal_configuration" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
</Runs>
<?xml version="1.0"?>
<Runs Version="1" Minor="0">
<Run Id="Benchmark:Minimal_configuration" LaunchDir="/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/synthesis/Vivado/xilinx_benchmark/xilinx_benchmark.runs/Benchmark:Minimal_configuration" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
</Runs>
<?xml version="1.0"?>
<Runs Version="1" Minor="0">
<Run Id="Benchmark:Minimal_configuration" LaunchDir="/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/synthesis/Vivado/xilinx_benchmark/xilinx_benchmark.runs/Benchmark:Minimal_configuration" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
</Runs>
<?xml version="1.0"?>
<Runs Version="1" Minor="0">
<Run Id="Benchmark:Minimal_configuration" LaunchDir="/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/synthesis/Vivado/xilinx_benchmark/xilinx_benchmark.runs/Benchmark:Minimal_configuration" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
</Runs>
<?xml version="1.0"?>
<Runs Version="1" Minor="0">
<Run Id="Benchmark:Minimal_configuration" LaunchDir="/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/synthesis/Vivado/xilinx_benchmark/xilinx_benchmark.runs/Benchmark:Minimal_configuration" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
</Runs>
<?xml version="1.0"?>
<Runs Version="1" Minor="0">
<Run Id="Benchmark:Minimal_configuration" LaunchDir="/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/synthesis/Vivado/xilinx_benchmark/xilinx_benchmark.runs/Benchmark:Minimal_configuration" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
</Runs>
<?xml version="1.0"?>
<Runs Version="1" Minor="0">
<Run Id="Benchmark:Minimal_configuration" LaunchDir="/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/synthesis/Vivado/xilinx_benchmark/xilinx_benchmark.runs/Benchmark:Minimal_configuration" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
</Runs>
<?xml version="1.0"?>
<Runs Version="1" Minor="0">
<Run Id="Benchmark:Minimal_configuration" LaunchDir="/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/synthesis/Vivado/xilinx_benchmark/xilinx_benchmark.runs/Benchmark:Minimal_configuration" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
</Runs>
<?xml version="1.0"?>
<Runs Version="1" Minor="0">
<Run Id="Benchmark:Minimal_configuration" LaunchDir="/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/synthesis/Vivado/xilinx_benchmark/xilinx_benchmark.runs/Benchmark:Minimal_configuration" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
</Runs>
<?xml version="1.0"?>
<Runs Version="1" Minor="0">
<Run Id="Benchmark:Minimal_configuration" LaunchDir="/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/synthesis/Vivado/xilinx_benchmark/xilinx_benchmark.runs/Benchmark:Minimal_configuration" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
</Runs>
<?xml version="1.0"?>
<Runs Version="1" Minor="0">
<Run Id="Benchmark:Minimal_configuration" LaunchDir="/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/synthesis/Vivado/xilinx_benchmark/xilinx_benchmark.runs/Benchmark:Minimal_configuration" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
</Runs>
<?xml version="1.0"?>
<Runs Version="1" Minor="0">
<Run Id="Benchmark:Minimal_configuration" LaunchDir="/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/synthesis/Vivado/xilinx_benchmark/xilinx_benchmark.runs/Benchmark:Minimal_configuration" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
</Runs>
<?xml version="1.0"?>
<Runs Version="1" Minor="0">
<Run Id="Benchmark:Minimal_configuration" LaunchDir="/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/synthesis/Vivado/xilinx_benchmark/xilinx_benchmark.runs/Benchmark:Minimal_configuration" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
</Runs>
<?xml version="1.0"?>
<Runs Version="1" Minor="0">
<Run Id="Benchmark:Minimal_configuration" LaunchDir="/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/synthesis/Vivado/xilinx_benchmark/xilinx_benchmark.runs/Benchmark:Minimal_configuration" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
</Runs>
<?xml version="1.0"?>
<Runs Version="1" Minor="0">
<Run Id="Benchmark:Minimal_configuration" LaunchDir="/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/synthesis/Vivado/xilinx_benchmark/xilinx_benchmark.runs/Benchmark:Minimal_configuration" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
</Runs>
<?xml version="1.0"?>
<Runs Version="1" Minor="0">
<Run Id="Benchmark:Minimal_configuration" LaunchDir="/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/synthesis/Vivado/xilinx_benchmark/xilinx_benchmark.runs/Benchmark:Minimal_configuration" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
</Runs>
<?xml version="1.0"?>
<Runs Version="1" Minor="0">
<Run Id="Benchmark:Minimal_configuration" LaunchDir="/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/synthesis/Vivado/xilinx_benchmark/xilinx_benchmark.runs/Benchmark:Minimal_configuration" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
</Runs>
<?xml version="1.0"?>
<Runs Version="1" Minor="0">
<Run Id="Benchmark:Minimal_configuration" LaunchDir="/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/synthesis/Vivado/xilinx_benchmark/xilinx_benchmark.runs/Benchmark:Minimal_configuration" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
</Runs>
<?xml version="1.0"?>
<Runs Version="1" Minor="0">
<Run Id="Benchmark:Minimal_configuration" LaunchDir="/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/synthesis/Vivado/xilinx_benchmark/xilinx_benchmark.runs/Benchmark:Minimal_configuration" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
</Runs>
<?xml version="1.0"?>
<Runs Version="1" Minor="0">
<Run Id="Benchmark:Minimal_configuration" LaunchDir="/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/synthesis/Vivado/xilinx_benchmark/xilinx_benchmark.runs/Benchmark:Minimal_configuration" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
</Runs>
<?xml version="1.0"?>
<Runs Version="1" Minor="0">
<Run Id="Benchmark:Minimal_configuration" LaunchDir="/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/synthesis/Vivado/xilinx_benchmark/xilinx_benchmark.runs/Benchmark:Minimal_configuration" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
</Runs>
<?xml version="1.0"?>
<Runs Version="1" Minor="0">
<Run Id="Benchmark:Minimal_configuration" LaunchDir="/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/synthesis/Vivado/xilinx_benchmark/xilinx_benchmark.runs/Benchmark:Minimal_configuration" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
</Runs>
<?xml version="1.0"?>
<Runs Version="1" Minor="0">
<Run Id="Benchmark:Minimal_configuration" LaunchDir="/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/synthesis/Vivado/xilinx_benchmark/xilinx_benchmark.runs/Benchmark:Minimal_configuration" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
</Runs>
<?xml version="1.0"?>
<Runs Version="1" Minor="0">
<Run Id="Benchmark:Minimal_configuration" LaunchDir="/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/synthesis/Vivado/xilinx_benchmark/xilinx_benchmark.runs/Benchmark:Minimal_configuration" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
</Runs>
<?xml version="1.0"?>
<Runs Version="1" Minor="0">
<Run Id="Benchmark:Minimal_configuration" LaunchDir="/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/synthesis/Vivado/xilinx_benchmark/xilinx_benchmark.runs/Benchmark:Minimal_configuration" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
</Runs>
<?xml version="1.0"?>
<Runs Version="1" Minor="0">
<Run Id="Benchmark:Minimal_configuration" LaunchDir="/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/synthesis/Vivado/xilinx_benchmark/xilinx_benchmark.runs/Benchmark:Minimal_configuration" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
</Runs>
<?xml version="1.0"?>
<Runs Version="1" Minor="0">
<Run Id="Benchmark:Minimal_configuration" LaunchDir="/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/synthesis/Vivado/xilinx_benchmark/xilinx_benchmark.runs/Benchmark:Minimal_configuration" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
</Runs>
<?xml version="1.0"?>
<Runs Version="1" Minor="0">
<Run Id="Benchmark:Minimal_configuration" LaunchDir="/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/synthesis/Vivado/xilinx_benchmark/xilinx_benchmark.runs/Benchmark:Minimal_configuration" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
</Runs>
<?xml version="1.0"?>
<Runs Version="1" Minor="0">
<Run Id="Benchmark:Minimal_configuration" LaunchDir="/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/synthesis/Vivado/xilinx_benchmark/xilinx_benchmark.runs/Benchmark:Minimal_configuration" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
</Runs>
<?xml version="1.0"?>
<Runs Version="1" Minor="0">
<Run Id="Benchmark:Minimal_configuration" LaunchDir="/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/synthesis/Vivado/xilinx_benchmark/xilinx_benchmark.runs/Benchmark:Minimal_configuration" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
</Runs>
<?xml version="1.0"?>
<Runs Version="1" Minor="0">
<Run Id="Benchmark:Minimal_configuration" LaunchDir="/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/synthesis/Vivado/xilinx_benchmark/xilinx_benchmark.runs/Benchmark:Minimal_configuration" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
</Runs>
<?xml version="1.0"?>
<Runs Version="1" Minor="0">
<Run Id="Benchmark:Minimal_configuration" LaunchDir="/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/synthesis/Vivado/xilinx_benchmark/xilinx_benchmark.runs/Benchmark:Minimal_configuration" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
</Runs>
#
# Synthesis run script generated by Vivado
#
proc create_report { reportName command } {
set status "."
append status $reportName ".fail"
if { [file exists $status] } {
eval file delete [glob $status]
}
send_msg_id runtcl-4 info "Executing : $command"
set retval [eval catch { $command } msg]
if { $retval != 0 } {
set fp [open $status w]
close $fp
send_msg_id runtcl-5 warning "$msg"
}
}
create_project -in_memory -part xc7z007sclg225-2
set_param project.singleFileAddWarning.threshold 0
set_param project.compositeFile.enableAutoGeneration 0
set_param synth.vivado.isSynthRun true
set_property webtalk.parent_dir /DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/synthesis/Vivado/xilinx_benchmark/xilinx_benchmark.cache/wt [current_project]
set_property parent.project_path /DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/synthesis/Vivado/xilinx_benchmark/xilinx_benchmark.xpr [current_project]
set_property default_lib lib [current_project]
set_property target_language VHDL [current_project]
set_property ip_output_repo /DOKUMENTY/Skola/CVUT-FEL/CAN_FD_IP_Core/synthesis/Vivado/xilinx_benchmark/xilinx_benchmark.cache/ip [current_project]
set_property ip_cache_permissions {read write} [current_project]
set_property generic {dummy=Minimal_configuration use_logger=false rx_buffer_size=32 use_sync=true ID=1 sup_filtA=false sup_filtB=false sup_filtC=false sup_range=false logger_size=8} [current_fileset]
read_vhdl -vhdl2008 -library lib {
/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/lib/can_fd_frame_format.vhd
/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_clean/src/ID_transfer.vhd
/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/memory_registers/generated/access_signaler.vhd
/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/memory_registers/generated/address_decoder.vhd
/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/lib/id_transfer.vhd
/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/lib/can_constants.vhd
/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/lib/can_types.vhd
/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/memory_registers/generated/can_registers_pkg.vhd
/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_clean/src/Registers_Memory_Interface/generated/can_registers_pkg.vhd
/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/lib/can_components.vhd
/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/lib/cmn_lib.vhd
/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/lib/drv_stat_pkg.vhd
/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/common/endian_swap.vhd
/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_clean/src/endian_swap.vhd
/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/lib/reduce_lib.vhd
/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/lib/can_fd_register_map.vhd
/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/lib/synth_context.vhd
/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/apb/apb_ifc.vhd
/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/can_core/bit_destuffing/bit_destuffing.vhd
/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/frame_filters/bit_filter.vhd
/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/can_core/bit_stuffing/bit_stuffing.vhd
/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/bus_sampling/bus_sampling.vhd
/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/can_core/bus_traffic_counters/bus_traffic_counters.vhd
/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/can_core/operation_control/operation_control.vhd
/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/can_core/protocol_control/protocol_control.vhd
/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/can_core/fault_confinement/fault_confinement.vhd
/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/can_core/crc/crc_wrapper.vhd
/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/can_core/can_core.vhd
/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/can_core/crc/can_crc.vhd
/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/memory_registers/memory_registers.vhd
/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/rx_buffer/rx_buffer.vhd
/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/tx_arbitrator/tx_arbitrator.vhd
/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/frame_filters/frame_filters.vhd
/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/interrupts/int_manager.vhd
/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/prescaler/prescaler.vhd
/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/common/rst_sync.vhd
/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/can_top_level.vhd
/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/memory_registers/generated/cmn_reg_map_pkg.vhd
/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_clean/src/Registers_Memory_Interface/generated/cmn_reg_map_pkg.vhd
/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/memory_registers/generated/control_registers_reg_map.vhd
/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/can_core/crc/crc_calc.vhd
/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/memory_registers/generated/data_mux.vhd
/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/common/dff_arst.vhd
/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/event_logger/event_logger.vhd
/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/memory_registers/generated/event_logger_reg_map.vhd
/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/common/inf_ram_wrapper.vhd
/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/interrupts/int_module.vhd
/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/common/majority_decoder_3.vhd
/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/memory_registers/generated/memory_reg.vhd
/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/tx_arbitrator/priority_decoder.vhd
/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/frame_filters/range_filter.vhd
/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/rx_buffer/rx_buffer_fsm.vhd
/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/rx_buffer/rx_buffer_pointers.vhd
/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/common/shift_reg.vhd
/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/common/shift_reg_preload.vhd
/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/common/sig_sync.vhd
/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/tx_arbitrator/tx_arbitrator_fsm.vhd
/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/txt_buffer/txt_buffer.vhd
/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/txt_buffer/txt_buffer_fsm.vhd
/DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/src/can_top_apb.vhd
}
# Mark all dcp files as not used in implementation to prevent them from being
# stitched into the results of this synthesis run. Any black boxes in the
# design are intentionally left as such for best results. Dcp files will be
# stitched into the design at a later time, either when this synthesis run is
# opened, or when it is stitched into a dependent implementation run.
foreach dcp [get_files -quiet -all -filter file_type=="Design\ Checkpoint"] {
set_property used_in_implementation false $dcp
}
read_xdc /DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/synthesis/Constraints/CTU_CAN_FD_Xilinx.sdc
set_property used_in_implementation false [get_files /DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/synthesis/Constraints/CTU_CAN_FD_Xilinx.sdc]
synth_design -top CTU_CAN_FD_v1_0 -part xc7z007sclg225-2 -flatten_hierarchy none -retiming
# disable binary constraint mode for synth run checkpoints
set_param constraints.enableBinaryConstraints false
write_checkpoint -force -noxdef CTU_CAN_FD_v1_0.dcp
create_report "Benchmark:Minimal_configuration_synth_report_utilization_0" "report_utilization -file CTU_CAN_FD_v1_0_utilization_synth.rpt -pb CAN_top_level_utilization_synth.pb"
This source diff could not be displayed because it is too large. You can view the blob instead.
Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (lin64) Build 2018833 Wed Oct 4 19:58:07 MDT 2017
| Date : Sat Dec 29 15:43:41 2018
| Host : ondrej-Aspire-V3-771 running 64-bit Ubuntu 18.04.1 LTS
| Command : report_utilization -file CTU_CAN_FD_v1_0_utilization_synth.rpt -pb CAN_top_level_utilization_synth.pb
| Design : CTU_CAN_FD_v1_0
| Device : 7z007sclg225-2
| Design State : Synthesized
-----------------------------------------------------------------------------------------------------------------------
Utilization Design Information
Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Memory
3. DSP
4. IO and GT Specific
5. Clocking
6. Specific Feature
7. Primitives
8. Black Boxes
9. Instantiated Netlists
1. Slice Logic
--------------
+-------------------------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-------------------------+------+-------+-----------+-------+
| Slice LUTs* | 2397 | 0 | 14400 | 16.65 |
| LUT as Logic | 2397 | 0 | 14400 | 16.65 |
| LUT as Memory | 0 | 0 | 6000 | 0.00 |
| Slice Registers | 1495 | 0 | 28800 | 5.19 |
| Register as Flip Flop | 1495 | 0 | 28800 | 5.19 |
| Register as Latch | 0 | 0 | 28800 | 0.00 |
| F7 Muxes | 66 | 0 | 8800 | 0.75 |
| F8 Muxes | 18 | 0 | 4400 | 0.41 |
+-------------------------+------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.
1.1 Summary of Registers by Type
--------------------------------
+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0 | _ | - | - |
| 0 | _ | - | Set |
| 0 | _ | - | Reset |
| 0 | _ | Set | - |
| 0 | _ | Reset | - |
| 0 | Yes | - | - |
| 193 | Yes | - | Set |
| 1290 | Yes | - | Reset |
| 0 | Yes | Set | - |
| 12 | Yes | Reset | - |
+-------+--------------+-------------+--------------+
2. Memory
---------
+-------------------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile | 2.5 | 0 | 50 | 5.00 |
| RAMB36/FIFO* | 0 | 0 | 50 | 0.00 |
| RAMB18 | 5 | 0 | 100 | 5.00 |
| RAMB18E1 only | 5 | | | |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1
3. DSP
------
+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs | 0 | 0 | 66 | 0.00 |
+-----------+------+-------+-----------+-------+
4. IO and GT Specific
---------------------
+-----------------------------+------+-------+-----------+--------+
| Site Type | Used | Fixed | Available | Util% |
+-----------------------------+------+-------+-----------+--------+
| Bonded IOB | 153 | 0 | 54 | 283.33 |
| Bonded IPADs | 0 | 0 | 2 | 0.00 |
| Bonded IOPADs | 0 | 0 | 130 | 0.00 |
| PHY_CONTROL | 0 | 0 | 2 | 0.00 |
| PHASER_REF | 0 | 0 | 2 | 0.00 |
| OUT_FIFO | 0 | 0 | 8 | 0.00 |
| IN_FIFO | 0 | 0 | 8 | 0.00 |
| IDELAYCTRL | 0 | 0 | 2 | 0.00 |
| IBUFDS | 0 | 0 | 54 | 0.00 |
| PHASER_OUT/PHASER_OUT_PHY | 0 | 0 | 8 | 0.00 |
| PHASER_IN/PHASER_IN_PHY | 0 | 0 | 8 | 0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY | 0 | 0 | 100 | 0.00 |
| ILOGIC | 0 | 0 | 54 | 0.00 |
| OLOGIC | 0 | 0 | 54 | 0.00 |
+-----------------------------+------+-------+-----------+--------+
5. Clocking
-----------
+------------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL | 1 | 0 | 32 | 3.13 |
| BUFIO | 0 | 0 | 8 | 0.00 |
| MMCME2_ADV | 0 | 0 | 2 | 0.00 |
| PLLE2_ADV | 0 | 0 | 2 | 0.00 |
| BUFMRCE | 0 | 0 | 4 | 0.00 |
| BUFHCE | 0 | 0 | 48 | 0.00 |
| BUFR | 0 | 0 | 8 | 0.00 |
+------------+------+-------+-----------+-------+
6. Specific Feature
-------------------
+-------------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2 | 0 | 0 | 4 | 0.00 |
| CAPTUREE2 | 0 | 0 | 1 | 0.00 |
| DNA_PORT | 0 | 0 | 1 | 0.00 |
| EFUSE_USR | 0 | 0 | 1 | 0.00 |
| FRAME_ECCE2 | 0 | 0 | 1 | 0.00 |
| ICAPE2 | 0 | 0 | 2 | 0.00 |
| STARTUPE2 | 0 | 0 | 1 | 0.00 |
| XADC | 0 | 0 | 1 | 0.00 |
+-------------+------+-------+-----------+-------+
7. Primitives
-------------
+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDCE | 1290 | Flop & Latch |
| LUT6 | 1039 | LUT |
| LUT4 | 616 | LUT |
| LUT2 | 454 | LUT |
| LUT3 | 392 | LUT |
| LUT5 | 387 | LUT |
| FDPE | 193 | Flop & Latch |
| IBUF | 116 | IO |
| LUT1 | 113 | LUT |
| CARRY4 | 102 | CarryLogic |
| MUXF7 | 66 | MuxFx |
| OBUF | 37 | IO |
| MUXF8 | 18 | MuxFx |
| FDRE | 12 | Flop & Latch |
| RAMB18E1 | 5 | Block Memory |
| BUFG | 1 | Clock |
+----------+------+---------------------+
8. Black Boxes
--------------
+----------+------+
| Ref Name | Used |
+----------+------+
9. Instantiated Netlists
------------------------
+----------+------+
| Ref Name | Used |
+----------+------+
#
# Vivado(TM)
# htr.txt: a Vivado-generated description of how-to-repeat the
# the basic steps of a run. Note that runme.bat/sh needs
# to be invoked for Vivado to track run status.
# Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
#
vivado -log CTU_CAN_FD_v1_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source CTU_CAN_FD_v1_0.tcl
#-----------------------------------------------------------
# Vivado v2017.3 (64-bit)
# SW Build 2018833 on Wed Oct 4 19:58:07 MDT 2017
# IP Build 2016188 on Wed Oct 4 21:52:56 MDT 2017
# Start of session at: Sat Dec 29 15:40:35 2018
# Process ID: 12866
# Current directory: /DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/synthesis/Vivado/xilinx_benchmark/xilinx_benchmark.runs/Benchmark:Minimal_configuration
# Command line: vivado -log CTU_CAN_FD_v1_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source CTU_CAN_FD_v1_0.tcl
# Log file: /DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/synthesis/Vivado/xilinx_benchmark/xilinx_benchmark.runs/Benchmark:Minimal_configuration/CTU_CAN_FD_v1_0.vds
# Journal file: /DOKUMENTY/Skola/CVUT-FEL/ctu_can_fd_2/synthesis/Vivado/xilinx_benchmark/xilinx_benchmark.runs/Benchmark:Minimal_configuration/vivado.jou
#-----------------------------------------------------------
source CTU_CAN_FD_v1_0.tcl -notrace
Markdown is supported
0% or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment