Commit 286ace7e authored by Ille, Ondrej, Ing.'s avatar Ille, Ondrej, Ing.

design: Add NBT,DBT and SEC sample points delayed by 1 clock.

parent f5ac0178
Pipeline #6344 passed with stages
in 14 minutes and 36 seconds