Skip to content
GitLab
Explore
Sign in
canbus
CTU CAN FD IP Core
Repository
ctucanfd_ip_core
synthesis
Vivado
xilinx_benchmark
xilinx_benchmark.xpr
Find file
Blame
History
Permalink
Re-run FPGA resource benchmarks after Register map generation.
· e99b9155
Ille, Ondrej, Ing.
authored
Dec 08, 2018
e99b9155