Skip to content
GitLab
Explore
Sign in
canbus
CTU CAN FD IP Core
Repository
ctucanfd_ip_core
synthesis
Vivado
xilinx_benchmark
xilinx_benchmark.xpr
Find file
Blame
History
Permalink
Added sources for generated register map.
· 4d946d7e
Ille, Ondrej, Ing.
authored
Dec 08, 2018
Set reg.map files to VHDL 2008 due to usage of data_width generic in the same interface list.
4d946d7e