Closed
Milestone
Nov 30, 2017–Jan 31, 2018
FPGA resource optimization
Milestone ID: 240
In order to use the CAN FD IP Core on Xilinx Zynq platform significant reduction in FPGA resources is needed. The aim of this milestone is to implement changes which will reduce the resource usage to 30-50% of the resources of Core release v2.0