Skip to content
GitLab
Explore
Sign in
canbus
CTU CAN FD IP Core
Merge requests
Open
0
Merged
436
Closed
60
All
496
Actions
Subscribe to RSS feed
Recent searches
{{formattedKey}}
{{ title }}
{{ help }}
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
Upcoming
Started
{{title}}
None
Any
{{title}}
None
Any
{{title}}
None
Any
{{name}}
Yes
No
Yes
No
{{title}}
{{title}}
{{title}}
Priority
WIP: Resolve "TX buffer into SRAM"
!4
· created
Dec 05, 2017
by
Ille, Ondrej, Ing.
FPGA resource optimization
Closed
0
updated
Dec 05, 2017
WIP: Resolve "Serilize the receive data in the Protocol controller"
!1
· created
Nov 30, 2017
by
Ille, Ondrej, Ing.
FPGA resource optimization
Closed
0
updated
Nov 30, 2017
WIP: Resolve "Feature test clock tolerance"
!137
· created
Aug 30, 2018
by
Ille, Ondrej, Ing.
Test maintenance
Release 2.1
Closed
0
updated
Aug 30, 2018
WIP: Resolve "Extend basic unit test run"
!106
· created
Jun 13, 2018
by
Ille, Ondrej, Ing.
Test maintenance
Doing
Closed
0
updated
Jun 13, 2018
WIP: Resolve "RX buffer unit test"
!102
· created
Jun 08, 2018
by
Ille, Ondrej, Ing.
Test maintenance
Closed
0
updated
Jun 08, 2018
WIP: Resolve "RX buffer unit test"
!101
· created
Jun 08, 2018
by
Ille, Ondrej, Ing.
Test maintenance
Doing
Closed
0
updated
Jun 08, 2018
Resolve "Event logger unit test"
!96
· created
Jun 04, 2018
by
Ille, Ondrej, Ing.
Test maintenance
Closed
0
updated
Jun 04, 2018
Resolve "Event logger unit test"
!95
· created
Jun 04, 2018
by
Ille, Ondrej, Ing.
Test maintenance
Closed
0
updated
Jun 04, 2018
Resolve "Prescaler unit test"
!88
· created
Jun 02, 2018
by
Ille, Ondrej, Ing.
Test maintenance
Closed
0
updated
Jun 02, 2018
Resolve "Protocol control unit test"
!84
· created
May 29, 2018
by
Ille, Ondrej, Ing.
Test maintenance
Closed
0
updated
May 29, 2018
Resolve "TX Arbitrator pipeline + Hazard unit"
!81
· created
May 25, 2018
by
Ille, Ondrej, Ing.
Test maintenance
Closed
0
updated
May 25, 2018
ci: Add trigger of external job.
!475
· created
Oct 31, 2021
by
Ille, Ondrej, Ing.
Release 2.5
Closed
0
updated
Oct 31, 2021
Draft: Resolve "Add simulation time measurement"
!470
· created
Oct 23, 2021
by
Ille, Ondrej, Ing.
Closed
0
updated
Oct 23, 2021
Draft: Resolve "Debug stuck gate regression in CI"
!467
· created
Oct 23, 2021
by
Ille, Ondrej, Ing.
Release 2.5
Closed
0
updated
Oct 23, 2021
Draft: scripts: Add additional header files with kernel style register map.
!450
· created
Jun 03, 2021
by
Ille, Ondrej, Ing.
Linux driver
Kernel merge features
Release 2.4
Closed
0
updated
Sep 25, 2021
test: Adjust BTR min feature test to use the same minimal bit rate as is...
!434
· created
May 23, 2021
by
Ille, Ondrej, Ing.
Wishlist
Release 2.4
Closed
0
updated
May 23, 2021
test: Add 3 compliance test configs (MIN, TYP, MAX), so far only MAX and TYP...
!427
· created
May 07, 2021
by
Ille, Ondrej, Ing.
Release 2.4
Closed
0
updated
May 07, 2021
Resolve "Generic number of TXT Buffers"
!405
· created
Feb 23, 2021
by
Ille, Ondrej, Ing.
Release 2.4
Closed
0
updated
Feb 23, 2021
Resolve "SETTINGS[TBFBO] feature test"
!402
· created
Feb 19, 2021
by
Ille, Ondrej, Ing.
Release 2.3
Closed
0
updated
Feb 19, 2021
Update .gitlab-ci.yml - Allow compliance test run also on MR
!400
· created
Feb 18, 2021
by
Ille, Ondrej, Ing.
Closed
0
updated
Feb 18, 2021
Prev
1
2
3
Next