Skip to content
GitLab
Projects
Groups
Snippets
Help
Loading...
Help
Help
Support
Community forum
Keyboard shortcuts
?
Submit feedback
Contribute to GitLab
Sign in
Toggle navigation
C
CTU CAN FD IP Core
Project overview
Project overview
Details
Activity
Releases
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Issues
14
Issues
14
List
Boards
Labels
Service Desk
Milestones
Merge Requests
0
Merge Requests
0
CI / CD
CI / CD
Pipelines
Jobs
Schedules
Operations
Operations
Incidents
Environments
Packages & Registries
Packages & Registries
Container Registry
Analytics
Analytics
CI / CD
Repository
Value Stream
Wiki
Wiki
Snippets
Snippets
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Create a new issue
Jobs
Commits
Issue Boards
Open sidebar
canbus
CTU CAN FD IP Core
Merge Requests
Open
0
Merged
340
Closed
50
All
390
Recent searches
{{formattedKey}}
{{ title }}
{{ help }}
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
Upcoming
Started
{{title}}
None
Any
{{title}}
None
Any
{{title}}
None
Any
{{name}}
Yes
No
Yes
No
{{title}}
{{title}}
Created date
Priority
Created date
Last updated
Milestone due date
Popularity
Label priority
Rx data to ram
!2
· opened
Nov 30, 2017
by
Ille, Ondrej, Ing.
FPGA resource optimization
MERGED
0
updated
Nov 30, 2017
Rx data to ram
!3
· opened
Dec 01, 2017
by
Ille, Ondrej, Ing.
FPGA resource optimization
MERGED
0
updated
Dec 01, 2017
Resource optimizations
!5
· opened
Dec 05, 2017
by
Ille, Ondrej, Ing.
FPGA resource optimization
MERGED
0
updated
Dec 05, 2017
Added Readme to the repo
!6
· opened
Dec 06, 2017
by
Ille, Ondrej, Ing.
MERGED
0
updated
Dec 06, 2017
Resource optimizations
!7
· opened
Dec 09, 2017
by
Ille, Ondrej, Ing.
FPGA resource optimization
MERGED
0
updated
Dec 09, 2017
RX CRC reorganized
!8
· opened
Dec 09, 2017
by
Ille, Ondrej, Ing.
FPGA resource optimization
MERGED
0
updated
Dec 09, 2017
Resource optimizations
!9
· opened
Dec 09, 2017
by
Ille, Ondrej, Ing.
FPGA resource optimization
MERGED
0
updated
Dec 09, 2017
Resource optimizations
!10
· opened
Dec 11, 2017
by
Ille, Ondrej, Ing.
Bug fixing
MERGED
0
updated
Dec 11, 2017
Changed license header of the project to MIT license
!11
· opened
Dec 11, 2017
by
Ille, Ondrej, Ing.
MERGED
0
updated
Dec 11, 2017
Renamed registers entity to "canfd_registers"
!12
· opened
Dec 12, 2017
by
Ille, Ondrej, Ing.
Bug fixing
MERGED
0
updated
Dec 12, 2017
Added bit-rate switch compensation of Ph2 segment
!13
· opened
Dec 12, 2017
by
Ille, Ondrej, Ing.
Bug fixing
MERGED
0
updated
Dec 12, 2017
Resource optimizations
!14
· opened
Dec 13, 2017
by
Ille, Ondrej, Ing.
Bug fixing
MERGED
0
updated
Dec 13, 2017
Resource optimizations
!15
· opened
Dec 15, 2017
by
Ille, Ondrej, Ing.
Design automation
MERGED
0
updated
Dec 15, 2017
Resource optimizations
!16
· opened
Dec 19, 2017
by
Ille, Ondrej, Ing.
FPGA resource optimization
MERGED
0
updated
Dec 19, 2017
Automation of Core resource evaluation
!17
· opened
Dec 20, 2017
by
Ille, Ondrej, Ing.
FPGA resource optimization
MERGED
0
updated
Dec 20, 2017
Added byte enable support
!18
· opened
Dec 20, 2017
by
Ille, Ondrej, Ing.
MERGED
0
updated
Dec 20, 2017
Resource optimizations
!19
· opened
Dec 27, 2017
by
Ille, Ondrej, Ing.
MERGED
0
updated
Dec 27, 2017
Resource optimizations
!20
· opened
Jan 02, 2018
by
Ille, Ondrej, Ing.
MERGED
0
updated
Jan 02, 2018
Resource optimizations
!21
· opened
Jan 02, 2018
by
Ille, Ondrej, Ing.
Bug fixing
MERGED
0
updated
Jan 02, 2018
Resource optimizations
!22
· opened
Jan 04, 2018
by
Ille, Ondrej, Ing.
MERGED
0
updated
Jan 04, 2018
Prev
1
2
3
4
5
…
17
Next