Skip to content
GitLab
Explore
Sign in
canbus
CTU CAN FD IP Core
Merge requests
Open
0
Merged
436
Closed
60
All
496
Actions
Subscribe to RSS feed
Recent searches
{{formattedKey}}
{{ title }}
{{ help }}
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
Upcoming
Started
{{title}}
None
Any
{{title}}
None
Any
{{title}}
None
Any
{{name}}
Yes
No
Yes
No
{{title}}
{{title}}
{{title}}
Milestone due date
Reg automation
!30
· created
Feb 06, 2018
by
Ille, Ondrej, Ing.
Single source approach
Merged
0
updated
Feb 06, 2018
Reg automation
!29
· created
Feb 06, 2018
by
Ille, Ondrej, Ing.
Single source approach
Merged
0
updated
Feb 06, 2018
Reg automation
!26
· created
Jan 27, 2018
by
Ille, Ondrej, Ing.
Single source approach
Merged
0
updated
Jan 27, 2018
Reg automation
!25
· created
Jan 24, 2018
by
Ille, Ondrej, Ing.
Single source approach
Merged
0
updated
Jan 24, 2018
Reg automation
!24
· created
Jan 23, 2018
by
Ille, Ondrej, Ing.
Single source approach
Merged
0
updated
Jan 23, 2018
Automation of Core resource evaluation
!17
· created
Dec 20, 2017
by
Ille, Ondrej, Ing.
FPGA resource optimization
Merged
0
updated
Dec 20, 2017
Resource optimizations
!16
· created
Dec 19, 2017
by
Ille, Ondrej, Ing.
FPGA resource optimization
Merged
0
updated
Dec 19, 2017
Resource optimizations
!9
· created
Dec 09, 2017
by
Ille, Ondrej, Ing.
FPGA resource optimization
Merged
0
updated
Dec 09, 2017
RX CRC reorganized
!8
· created
Dec 09, 2017
by
Ille, Ondrej, Ing.
FPGA resource optimization
Merged
0
updated
Dec 09, 2017
Resource optimizations
!7
· created
Dec 09, 2017
by
Ille, Ondrej, Ing.
FPGA resource optimization
Merged
0
updated
Dec 09, 2017
Resource optimizations
!5
· created
Dec 05, 2017
by
Ille, Ondrej, Ing.
FPGA resource optimization
Merged
0
updated
Dec 05, 2017
WIP: Resolve "TX buffer into SRAM"
!4
· created
Dec 05, 2017
by
Ille, Ondrej, Ing.
FPGA resource optimization
Closed
0
updated
Dec 05, 2017
Rx data to ram
!3
· created
Dec 01, 2017
by
Ille, Ondrej, Ing.
FPGA resource optimization
Merged
0
updated
Dec 01, 2017
Rx data to ram
!2
· created
Nov 30, 2017
by
Ille, Ondrej, Ing.
FPGA resource optimization
Merged
0
updated
Nov 30, 2017
WIP: Resolve "Serilize the receive data in the Protocol controller"
!1
· created
Nov 30, 2017
by
Ille, Ondrej, Ing.
FPGA resource optimization
Closed
0
updated
Nov 30, 2017
Draft: scripts: Add additional header files with kernel style register map.
!450
· created
Jun 03, 2021
by
Ille, Ondrej, Ing.
Linux driver
Kernel merge features
Release 2.4
Closed
0
updated
Sep 25, 2021
ci: Fix log processing, move to test directory!
!441
· created
May 24, 2021
by
Ille, Ondrej, Ing.
Wishlist
Release 2.4
Merged
0
updated
May 24, 2021
ci: Split processing of logs into "after_script"
!440
· created
May 24, 2021
by
Ille, Ondrej, Ing.
Wishlist
Release 2.4
Merged
0
updated
May 24, 2021
test: Do not quit on test failure, process text results.
!439
· created
May 24, 2021
by
Ille, Ondrej, Ing.
Wishlist
Release 2.4
Merged
0
updated
May 24, 2021
test: Remove hard-coded constant from debug
!438
· created
May 23, 2021
by
Ille, Ondrej, Ing.
Wishlist
Release 2.4
Merged
0
updated
May 23, 2021
Prev
1
2
3
4
5
6
7
8
…
25
Next