Skip to content
GitLab
Explore
Sign in
canbus
CTU CAN FD IP Core
Merge requests
Open
0
Merged
436
Closed
60
All
496
Actions
Subscribe to RSS feed
Recent searches
{{formattedKey}}
{{ title }}
{{ help }}
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
Upcoming
Started
{{title}}
None
Any
{{title}}
None
Any
{{title}}
None
Any
{{name}}
Yes
No
Yes
No
{{title}}
{{title}}
{{title}}
Milestone due date
Resolve "Extend the TX Buffers to 4"
!40
· created
Feb 21, 2018
by
Ille, Ondrej, Ing.
Socket CAN release features
Merged
0
updated
Feb 21, 2018
Resolve "RX Buffer memory valid vector"
!39
· created
Feb 21, 2018
by
Ille, Ondrej, Ing.
Socket CAN release features
Merged
1
updated
Feb 21, 2018
Resolve "Unwrap the TX Buffers"
!38
· created
Feb 19, 2018
by
Ille, Ondrej, Ing.
Socket CAN release features
Merged
0
updated
Feb 19, 2018
Resolve "Sanity test frame counter"
!37
· created
Feb 17, 2018
by
Ille, Ondrej, Ing.
Socket CAN release features
Merged
0
updated
Feb 17, 2018
Resolve "Retransmitt counter fix"
!36
· created
Feb 17, 2018
by
Ille, Ondrej, Ing.
Socket CAN release features
Merged
0
updated
Feb 17, 2018
Resolve "TXT Buffer prioritization"
!35
· created
Feb 17, 2018
by
Ille, Ondrej, Ing.
Socket CAN release features
Merged
0
updated
Feb 17, 2018
Resolve "Remove use_FD_size_option"
!34
· created
Feb 10, 2018
by
Ille, Ondrej, Ing.
Socket CAN release features
Merged
0
updated
Feb 10, 2018
Resolve "Store number of words to read (from RX Buffer on current frame) into the first FRAME_FORMAT word."
!33
· created
Feb 09, 2018
by
Ille, Ondrej, Ing.
Socket CAN release features
Merged
0
updated
Feb 09, 2018
Resolve "Version register"
!32
· created
Feb 07, 2018
by
Ille, Ondrej, Ing.
Socket CAN release features
Merged
0
updated
Feb 07, 2018
Resolve: ROM mode support
!396
· created
Feb 04, 2021
by
Ille, Ondrej, Ing.
FPGA resource optimization
Merged
0
updated
Feb 04, 2021
Reg automation
!31
· created
Feb 07, 2018
by
Ille, Ondrej, Ing.
Single source approach
Merged
0
updated
Feb 07, 2018
Reg automation
!30
· created
Feb 06, 2018
by
Ille, Ondrej, Ing.
Single source approach
Merged
0
updated
Feb 06, 2018
Reg automation
!29
· created
Feb 06, 2018
by
Ille, Ondrej, Ing.
Single source approach
Merged
0
updated
Feb 06, 2018
Reg automation
!26
· created
Jan 27, 2018
by
Ille, Ondrej, Ing.
Single source approach
Merged
0
updated
Jan 27, 2018
Reg automation
!25
· created
Jan 24, 2018
by
Ille, Ondrej, Ing.
Single source approach
Merged
0
updated
Jan 24, 2018
Reg automation
!24
· created
Jan 23, 2018
by
Ille, Ondrej, Ing.
Single source approach
Merged
0
updated
Jan 23, 2018
Automation of Core resource evaluation
!17
· created
Dec 20, 2017
by
Ille, Ondrej, Ing.
FPGA resource optimization
Merged
0
updated
Dec 20, 2017
Resource optimizations
!16
· created
Dec 19, 2017
by
Ille, Ondrej, Ing.
FPGA resource optimization
Merged
0
updated
Dec 19, 2017
Resource optimizations
!9
· created
Dec 09, 2017
by
Ille, Ondrej, Ing.
FPGA resource optimization
Merged
0
updated
Dec 09, 2017
RX CRC reorganized
!8
· created
Dec 09, 2017
by
Ille, Ondrej, Ing.
FPGA resource optimization
Merged
0
updated
Dec 09, 2017
Prev
1
2
3
4
5
6
7
…
22
Next