Skip to content
GitLab
Explore
Sign in
canbus
CTU CAN FD IP Core
Merge requests
Open
0
Merged
44
Closed
6
All
50
Actions
Subscribe to RSS feed
Recent searches
{{formattedKey}}
{{ title }}
{{ help }}
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
Upcoming
Started
{{title}}
None
Any
{{title}}
None
Any
{{title}}
None
Any
{{name}}
Yes
No
Yes
No
{{title}}
{{title}}
{{title}}
Created date
Added Inferred RAM wrapper to TXT Buffers.
!169
· created
Oct 31, 2018
by
Ille, Ondrej, Ing.
ISO optimizations
Doing
Merged
0
updated
Oct 31, 2018
WIP: Resolve "Design decoupling"
!174
· created
Dec 30, 2018
by
Ille, Ondrej, Ing.
ISO optimizations
Closed
0
updated
Dec 30, 2018
Resolve "Design decoupling"
!175
· created
Dec 30, 2018
by
Ille, Ondrej, Ing.
ISO optimizations
Merged
4
updated
Jan 02, 2019
Resolve "add registers for reading current timestamp"
!176
· created
Jan 02, 2019
by
Ille, Ondrej, Ing.
ISO optimizations
Doing
Merged
0
updated
Jan 02, 2019
Swapped priority of set/reset for DOI interrupt. Added
!177
· created
Jan 02, 2019
by
Ille, Ondrej, Ing.
ISO optimizations
Doing
Merged
0
updated
Jan 02, 2019
Resolve "SSP offset"
!183
· created
Jan 06, 2019
by
Ille, Ondrej, Ing.
ISO optimizations
Doing
Merged
0
updated
Jan 06, 2019
Added explicit warning to register descriptions. Some registers are
!185
· created
Jan 06, 2019
by
Ille, Ondrej, Ing.
ISO optimizations
Merged
4
updated
Jan 06, 2019
SRC REGISTERS Fixed reset.
!187
· created
Jan 06, 2019
by
Ille, Ondrej, Ing.
ISO optimizations
Merged
0
updated
Jan 06, 2019
Resolve "Regmap gen saturation fix."
!192
· created
Jan 08, 2019
by
Ille, Ondrej, Ing.
ISO optimizations
Doing
Merged
0
updated
Jan 08, 2019
Resolve "Align TIMESTAMP to 64 bit Address"
!195
· created
Jan 10, 2019
by
Ille, Ondrej, Ing.
ISO optimizations
Merged
0
updated
Jan 10, 2019
design: replace tx_data shift reg with fifo cache.
!202
· created
Jan 18, 2019
by
Ille, Ondrej, Ing.
ISO optimizations
Merged
0
updated
Jan 18, 2019
Resolve "Split MODE, SETTINGS, COMMAND, STATUS register"
!218
· created
Feb 02, 2019
by
Ille, Ondrej, Ing.
ISO optimizations
Merged
1
updated
Feb 04, 2019
design: Add NBT,DBT and SEC sample points delayed by 1 clock.
!221
· created
Feb 08, 2019
by
Ille, Ondrej, Ing.
ISO optimizations
Merged
0
updated
Feb 08, 2019
Resolve "Create DLC decoder entity"
!228
· created
Feb 25, 2019
by
Ing. Viktor Fúra
ISO optimizations
Merged
0
updated
Feb 26, 2019
Resolve "Sampling and Bit Error detection modularization"
!230
· created
Feb 28, 2019
by
Ille, Ondrej, Ing.
ISO optimizations
Merged
7
updated
Mar 09, 2019
Resolve "CAN address dependency"
!240
· created
Mar 18, 2019
by
Ille, Ondrej, Ing.
ISO optimizations
Merged
0
updated
Mar 18, 2019
src: Remove explicit architectures
!241
· created
Mar 18, 2019
by
Ille, Ondrej, Ing.
ISO optimizations
Merged
0
updated
Mar 18, 2019
Resolve "Prescaler FSM rework"
!242
· created
Mar 19, 2019
by
Ille, Ondrej, Ing.
ISO optimizations
Merged
0
updated
Mar 22, 2019
Resolve "Protocol Control rework"
!247
· created
Jun 22, 2019
by
Ille, Ondrej, Ing.
ISO optimizations
Merged
0
updated
Aug 04, 2019
Resolve "TX Arbitrator - extend arbitration"
!258
· created
Oct 02, 2019
by
Ille, Ondrej, Ing.
ISO optimizations
Merged
0
updated
Oct 05, 2019
Prev
1
2
3
Next