Skip to content
GitLab
Projects
Groups
Snippets
Help
Loading...
Help
Help
Support
Community forum
Keyboard shortcuts
?
Submit feedback
Contribute to GitLab
Sign in
Toggle navigation
C
CTU CAN FD IP Core
Project overview
Project overview
Details
Activity
Releases
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Issues
14
Issues
14
List
Boards
Labels
Service Desk
Milestones
Merge Requests
0
Merge Requests
0
CI / CD
CI / CD
Pipelines
Jobs
Schedules
Operations
Operations
Incidents
Environments
Packages & Registries
Packages & Registries
Container Registry
Analytics
Analytics
CI / CD
Repository
Value Stream
Wiki
Wiki
Snippets
Snippets
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Create a new issue
Jobs
Commits
Issue Boards
Open sidebar
canbus
CTU CAN FD IP Core
Issues
Open
14
Closed
387
All
401
New issue
Recent searches
{{formattedKey}}
{{ title }}
{{ help }}
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
Upcoming
Started
{{title}}
None
Any
{{title}}
None
Any
{{title}}
None
Any
{{name}}
Yes
No
Yes
No
{{title}}
{{title}}
Last updated
Priority
Created date
Last updated
Milestone due date
Due date
Popularity
Label priority
Manual
ci: driver build fails after makefile relaxed to easier use on multiple architectures.
#363
· opened
Jul 25, 2020
by
Pavel Pisa
CLOSED
1
0
updated
Jul 25, 2020
Byte order of CAN farme data is wappped on big-endian system.
#362
· opened
Jul 25, 2020
by
Pavel Pisa
CLOSED
1
0
updated
Jul 25, 2020
VHDL 93 with Vivado compatibility troubles: rx_triggers cannot read from output
#361
· opened
Jul 21, 2020
by
Pavel Pisa
CLOSED
2
0
updated
Jul 22, 2020
Fix TX/RX simultaneous trigger
#360
· opened
Jun 20, 2020
by
Ille, Ondrej, Ing.
ISO optimizations
CLOSED
1
0
updated
Jul 09, 2020
Prescaler bug-fixes
2 of 2 tasks completed
#359
· opened
May 16, 2020
by
Ille, Ondrej, Ing.
ISO optimizations
CLOSED
2
0
updated
May 23, 2020
Non-synchronisation on dominant transmitted bit
#357
· opened
May 02, 2020
by
Ille, Ondrej, Ing.
ISO optimizations
CLOSED
1
0
updated
May 06, 2020
Add Protocol control exception on r0 after FDF
#323
· opened
Oct 16, 2019
by
Ille, Ondrej, Ing.
CLOSED
1
1
updated
May 02, 2020
Documentation review
#356
· opened
Apr 18, 2020
by
Ille, Ondrej, Ing.
CLOSED
1
0
updated
Apr 18, 2020
Fix REC decrement
#355
· opened
Apr 16, 2020
by
Ille, Ondrej, Ing.
ISO optimizations
CLOSED
1
0
updated
Apr 17, 2020
Fix Overload delimiter lenght
#354
· opened
Apr 14, 2020
by
Ille, Ondrej, Ing.
ISO optimizations
CLOSED
1
0
updated
Apr 14, 2020
Simultaneous RRS=1 and FDF
#352
· opened
Apr 04, 2020
by
Ille, Ondrej, Ing.
ISO conformance testing
CLOSED
1
0
updated
Apr 04, 2020
Resolve synthesis warnings
#351
· opened
Mar 04, 2020
by
Ille, Ondrej, Ing.
CLOSED
1
0
updated
Mar 27, 2020
Optimize auto-gate
#338
· opened
Nov 27, 2019
by
Ille, Ondrej, Ing.
Release 2.3
CLOSED
1
0
updated
Jan 18, 2020
Split register list from RTL
#330
· opened
Oct 30, 2019
by
Ille, Ondrej, Ing.
Release 2.3
CLOSED
1
0
updated
Jan 17, 2020
Improve readme
#350
· opened
Jan 13, 2020
by
Ille, Ondrej, Ing.
CLOSED
3
0
updated
Jan 13, 2020
SSP offset feature test
#205
· opened
Oct 30, 2018
by
Ille, Ondrej, Ing.
Test improvements
Release 2.3
CLOSED
16
3
updated
Jan 12, 2020
Documentation clarification of TXCE in section 3.1.38 of Progdokum.pdf
#349
· opened
Jan 06, 2020
by
Jan Charvát
CLOSED
1
0
updated
Jan 08, 2020
Explore coverage with single thread
#334
· opened
Nov 08, 2019
by
Ille, Ondrej, Ing.
CLOSED
1
0
updated
Jan 03, 2020
Driving and Status bus documentation
#56
· opened
Jan 02, 2018
by
Ille, Ondrej, Ing.
Wishlist
Rejected
To Do
CLOSED
0
updated
Dec 23, 2019
Driving and Status bus generation
#55
· opened
Jan 02, 2018
by
Ille, Ondrej, Ing.
Wishlist
To Do
CLOSED
1
updated
Dec 23, 2019
Prev
1
2
3
4
5
6
7
…
20
Next