Memory testability on RTL
Implement read/write access to memory buffers from user registers. Read/Write access shall be enabled only in test mode and via dedicated registers. Also, there shall be generic, which will conditionally enable/disable presence of these registers.