- 19 Jan, 2019 1 commit
-
-
Ille, Ondrej, Ing. authored
-
- 10 Jan, 2019 1 commit
-
-
Ille, Ondrej, Ing. authored
-
- 06 Jan, 2019 5 commits
-
-
Ille, Ondrej, Ing. authored
-
Ille, Ondrej, Ing. authored
marked as "modify only when the core is off". This will hopefully prevent users changing bit-rate during transmission :D
-
Ille, Ondrej, Ing. authored
re-generated register map.
-
Ille, Ondrej, Ing. authored
-
Ille, Ondrej, Ing. authored
Added saturation on SSP delay. Separated TX,RX edge detection to stand-alone modules.
-
- 02 Jan, 2019 2 commits
-
-
Ille, Ondrej, Ing. authored
constant with definition of Interrupt Set/Clear priorities.
-
Ille, Ondrej, Ing. authored
to do all the work. Voila, miracle of register map generator.
-
- 27 Nov, 2018 1 commit
-
-
Ille, Ondrej, Ing. authored
-
- 28 Sep, 2018 2 commits
-
-
Ille, Ondrej, Ing. authored
-
Martin Jeřábek authored
-
- 31 Aug, 2018 1 commit
-
-
Ille, Ondrej, Ing. authored
in IP-XACT.
-
- 12 Jul, 2018 1 commit
-
-
Ille, Ondrej, Ing. authored
-
- 26 Jun, 2018 3 commits
-
-
Ille, Ondrej, Ing. authored
-
Ille, Ondrej, Ing. authored
-
Ille, Ondrej, Ing. authored
-
- 05 Jun, 2018 1 commit
-
-
Ille, Ondrej, Ing. authored
-
- 20 May, 2018 1 commit
-
-
Ille, Ondrej, Ing. authored
2. Swapped polarity of INT_MASK 3. Updated unit test accordingly. 4. Clarified documentation (diagram still TODO).
-
- 19 May, 2018 1 commit
-
-
Ille, Ondrej, Ing. authored
docs and header files.
-
- 20 Apr, 2018 1 commit
-
-
Ille, Ondrej, Ing. authored
-
- 15 Apr, 2018 1 commit
-
-
Ille, Ondrej, Ing. authored
implementation.
-
- 13 Mar, 2018 2 commits
-
-
Ille, Ondrej, Ing. authored
the bit phases and baud-rate prescaler.
-
Ille, Ondrej, Ing. authored
-
- 12 Mar, 2018 3 commits
-
-
Ille, Ondrej, Ing. authored
included.
-
Ille, Ondrej, Ing. authored
-
Ille, Ondrej, Ing. authored
2. Added TXT Buffer HW command interrupt 3. Removed wake_up valid, since it was unused.
-
- 07 Mar, 2018 1 commit
-
-
Ille, Ondrej, Ing. authored
and clear as part of SocketCAN support. This register structure is necessary to perform lock-less access to interrupt registers from multiple threads.
-
- 06 Mar, 2018 1 commit
-
-
Ille, Ondrej, Ing. authored
Changed event details encoding in IP-XACT.
-
- 23 Feb, 2018 1 commit
-
-
Ille, Ondrej, Ing. authored
-
- 22 Feb, 2018 1 commit
-
-
Ille, Ondrej, Ing. authored
options on RX Buffer.
-
- 21 Feb, 2018 4 commits
-
-
Ille, Ondrej, Ing. authored
was frame swap, which is not needed with prioritized implementation of buffers.
-
Ille, Ondrej, Ing. authored
-
Ille, Ondrej, Ing. authored
-
Ille, Ondrej, Ing. authored
-
- 19 Feb, 2018 5 commits
-
-
Ille, Ondrej, Ing. authored
-
Ille, Ondrej, Ing. authored
-
Ille, Ondrej, Ing. authored
-
Ille, Ondrej, Ing. authored
have each word exactly defined
-
Ille, Ondrej, Ing. authored
-