1. 07 Mar, 2020 1 commit
  2. 05 Mar, 2020 2 commits
  3. 17 Jan, 2020 3 commits
  4. 12 Jan, 2020 2 commits
  5. 06 Dec, 2019 1 commit
  6. 02 Dec, 2019 1 commit
  7. 09 Nov, 2019 1 commit
  8. 08 Nov, 2019 1 commit
  9. 13 Sep, 2019 4 commits
  10. 09 Sep, 2019 1 commit
  11. 03 Aug, 2019 1 commit
  12. 28 Jul, 2019 1 commit
  13. 01 Jul, 2019 1 commit
  14. 22 Jun, 2019 1 commit
  15. 10 Jun, 2019 3 commits
  16. 29 May, 2019 1 commit
  17. 28 May, 2019 1 commit
  18. 27 May, 2019 1 commit
  19. 24 May, 2019 1 commit
  20. 22 May, 2019 1 commit
  21. 04 May, 2019 1 commit
  22. 18 Mar, 2019 1 commit
  23. 17 Mar, 2019 1 commit
  24. 13 Mar, 2019 1 commit
  25. 02 Mar, 2019 1 commit
  26. 23 Feb, 2019 1 commit
  27. 30 Jan, 2019 1 commit
  28. 19 Jan, 2019 1 commit
  29. 10 Jan, 2019 1 commit
  30. 08 Jan, 2019 2 commits
    • Ille, Ondrej, Ing.'s avatar
      reg_map_gen: submodule update · 4af0927e
      Ille, Ondrej, Ing. authored
      4af0927e
    • Ille, Ondrej, Ing.'s avatar
      reg_map_gen: removed workaround scripts. · 2e08a971
      Ille, Ondrej, Ing. authored
      Removed scripts introduced by Pavel Pisa as VHDL 2008 workaround for
      register map generator.
      Template was updated and pushed to origin of Reg.map.gen. Map re-generated
      and no change occured (expected).
      Randomization of Python dictionaries reported by Pavel Pisa did not
      have an impact on generated register map order.
      It is to be discussed why.
      2e08a971