Skip to content

GitLab

C
CTU CAN FD IP Core
Commit fe7d39a9 authored by Martin Jeřábek's avatar Martin Jeřábek
Browse files
Options

Merge branch 'vivado-component-generator' into 'master' 

vivado: add component.xml generator

See merge request !204
parents 758fd1e6 0e3e033f
Pipeline #5963 passed with stages
        in 12 minutes and 11 seconds
        Hide whitespace changes
        Inline Side-by-side
        Showing with 915 additions and 118 deletions
        scripts/component.xml.j2 0 → 100644
        View file @ fe7d39a9
        <?xml version="1.0" encoding="UTF-8"?>
        <!-- This file (component.xml) is GENERATED from /scripts/component.xml.j2. -->
        <spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
        <spirit:vendor>user.org</spirit:vendor>
        <spirit:library>user</spirit:library>
        <spirit:name>CTU_CAN_FD</spirit:name>
        <spirit:version>1.0</spirit:version>
        <spirit:busInterfaces>
        <spirit:busInterface>
        <spirit:name>aclk</spirit:name>
        <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
        <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
        <spirit:slave/>
        <spirit:portMaps>
        <spirit:portMap>
        <spirit:logicalPort>
        <spirit:name>CLK</spirit:name>
        </spirit:logicalPort>
        <spirit:physicalPort>
        <spirit:name>aclk</spirit:name>
        </spirit:physicalPort>
        </spirit:portMap>
        </spirit:portMaps>
        <spirit:parameters>
        <spirit:parameter>
        <spirit:name>ASSOCIATED_RESET</spirit:name>
        <spirit:value spirit:id="BUSIFPARAM_VALUE.ACLK.ASSOCIATED_RESET">arstn</spirit:value>
        </spirit:parameter>
        </spirit:parameters>
        </spirit:busInterface>
        <spirit:busInterface>
        <spirit:name>time_quanta_clk</spirit:name>
        <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
        <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
        <spirit:master/>
        <spirit:portMaps>
        <spirit:portMap>
        <spirit:logicalPort>
        <spirit:name>CLK</spirit:name>
        </spirit:logicalPort>
        <spirit:physicalPort>
        <spirit:name>time_quanta_clk</spirit:name>
        </spirit:physicalPort>
        </spirit:portMap>
        </spirit:portMaps>
        </spirit:busInterface>
        <spirit:busInterface>
        <spirit:name>irq</spirit:name>
        <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="interrupt" spirit:version="1.0"/>
        <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="interrupt_rtl" spirit:version="1.0"/>
        <spirit:master/>
        <spirit:portMaps>
        <spirit:portMap>
        <spirit:logicalPort>
        <spirit:name>INTERRUPT</spirit:name>
        </spirit:logicalPort>
        <spirit:physicalPort>
        <spirit:name>irq</spirit:name>
        </spirit:physicalPort>
        </spirit:portMap>
        </spirit:portMaps>
        <spirit:parameters>
        <spirit:parameter>
        <spirit:name>SENSITIVITY</spirit:name>
        <spirit:value spirit:id="BUSIFPARAM_VALUE.IRQ.SENSITIVITY" spirit:choiceRef="choice_list_99a1d2b9">LEVEL_HIGH</spirit:value>
        </spirit:parameter>
        </spirit:parameters>
        </spirit:busInterface>
        <spirit:busInterface>
        <spirit:name>s_apb</spirit:name>
        <spirit:displayName>S_APB</spirit:displayName>
        <spirit:description>S_APB</spirit:description>
        <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="apb" spirit:version="1.0"/>
        <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="apb_rtl" spirit:version="1.0"/>
        <spirit:slave/>
        <spirit:portMaps>
        <spirit:portMap>
        <spirit:logicalPort>
        <spirit:name>PADDR</spirit:name>
        </spirit:logicalPort>
        <spirit:physicalPort>
        <spirit:name>s_apb_paddr</spirit:name>
        </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
        <spirit:logicalPort>
        <spirit:name>PPROT</spirit:name>
        </spirit:logicalPort>
        <spirit:physicalPort>
        <spirit:name>s_apb_pprot</spirit:name>
        </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
        <spirit:logicalPort>
        <spirit:name>PSEL</spirit:name>
        </spirit:logicalPort>
        <spirit:physicalPort>
        <spirit:name>s_apb_psel</spirit:name>
        </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
        <spirit:logicalPort>
        <spirit:name>PENABLE</spirit:name>
        </spirit:logicalPort>
        <spirit:physicalPort>
        <spirit:name>s_apb_penable</spirit:name>
        </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
        <spirit:logicalPort>
        <spirit:name>PWRITE</spirit:name>
        </spirit:logicalPort>
        <spirit:physicalPort>
        <spirit:name>s_apb_pwrite</spirit:name>
        </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
        <spirit:logicalPort>
        <spirit:name>PWDATA</spirit:name>
        </spirit:logicalPort>
        <spirit:physicalPort>
        <spirit:name>s_apb_pwdata</spirit:name>
        </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
        <spirit:logicalPort>
        <spirit:name>PSTRB</spirit:name>
        </spirit:logicalPort>
        <spirit:physicalPort>
        <spirit:name>s_apb_pstrb</spirit:name>
        </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
        <spirit:logicalPort>
        <spirit:name>PREADY</spirit:name>
        </spirit:logicalPort>
        <spirit:physicalPort>
        <spirit:name>s_apb_pready</spirit:name>
        </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
        <spirit:logicalPort>
        <spirit:name>PRDATA</spirit:name>
        </spirit:logicalPort>
        <spirit:physicalPort>
        <spirit:name>s_apb_prdata</spirit:name>
        </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
        <spirit:logicalPort>
        <spirit:name>PSLVERR</spirit:name>
        </spirit:logicalPort>
        <spirit:physicalPort>
        <spirit:name>s_apb_pslverr</spirit:name>
        </spirit:physicalPort>
        </spirit:portMap>
        </spirit:portMaps>
        </spirit:busInterface>
        <spirit:busInterface>
        <spirit:name>arstn</spirit:name>
        <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
        <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
        <spirit:slave/>
        <spirit:portMaps>
        <spirit:portMap>
        <spirit:logicalPort>
        <spirit:name>RST</spirit:name>
        </spirit:logicalPort>
        <spirit:physicalPort>
        <spirit:name>arstn</spirit:name>
        </spirit:physicalPort>
        </spirit:portMap>
        </spirit:portMaps>
        <spirit:parameters>
        <spirit:parameter>
        <spirit:name>POLARITY</spirit:name>
        <spirit:value spirit:id="BUSIFPARAM_VALUE.ARSTN.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
        </spirit:parameters>
        </spirit:busInterface>
        </spirit:busInterfaces>
        <spirit:model>
        <spirit:views>
        <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>VHDL</spirit:language>
        <spirit:modelName>CTU_CAN_FD_v1_0</spirit:modelName>
        <spirit:fileSetRef>
        <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
        <spirit:parameter>
        <spirit:name>viewChecksum</spirit:name>
        <spirit:value>bd93fd12</spirit:value>
        </spirit:parameter>
        </spirit:parameters>
        </spirit:view>
        <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>VHDL</spirit:language>
        <spirit:modelName>CTU_CAN_FD_v1_0</spirit:modelName>
        <spirit:fileSetRef>
        <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
        <spirit:parameter>
        <spirit:name>viewChecksum</spirit:name>
        <spirit:value>bd93fd12</spirit:value>
        </spirit:parameter>
        </spirit:parameters>
        </spirit:view>
        <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
        <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
        <spirit:parameter>
        <spirit:name>viewChecksum</spirit:name>
        <spirit:value>aabbb6d4</spirit:value>
        </spirit:parameter>
        </spirit:parameters>
        </spirit:view>
        </spirit:views>
        <spirit:ports>
        <spirit:port>
        <spirit:name>aclk</spirit:name>
        <spirit:wire>
        <spirit:direction>in</spirit:direction>
        <spirit:wireTypeDefs>
        <spirit:wireTypeDef>
        <spirit:typeName>std_logic</spirit:typeName>
        <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
        <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
        </spirit:wireTypeDef>
        </spirit:wireTypeDefs>
        </spirit:wire>
        </spirit:port>
        <spirit:port>
        <spirit:name>arstn</spirit:name>
        <spirit:wire>
        <spirit:direction>in</spirit:direction>
        <spirit:wireTypeDefs>
        <spirit:wireTypeDef>
        <spirit:typeName>std_logic</spirit:typeName>
        <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
        <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
        </spirit:wireTypeDef>
        </spirit:wireTypeDefs>
        </spirit:wire>
        </spirit:port>
        <spirit:port>
        <spirit:name>irq</spirit:name>
        <spirit:wire>
        <spirit:direction>out</spirit:direction>
        <spirit:wireTypeDefs>
        <spirit:wireTypeDef>
        <spirit:typeName>std_logic</spirit:typeName>
        <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
        <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
        </spirit:wireTypeDef>
        </spirit:wireTypeDefs>
        </spirit:wire>
        </spirit:port>
        <spirit:port>
        <spirit:name>CAN_tx</spirit:name>
        <spirit:wire>
        <spirit:direction>out</spirit:direction>
        <spirit:wireTypeDefs>
        <spirit:wireTypeDef>
        <spirit:typeName>std_logic</spirit:typeName>
        <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
        <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
        </spirit:wireTypeDef>
        </spirit:wireTypeDefs>
        </spirit:wire>
        </spirit:port>
        <spirit:port>
        <spirit:name>CAN_rx</spirit:name>
        <spirit:wire>
        <spirit:direction>in</spirit:direction>
        <spirit:wireTypeDefs>
        <spirit:wireTypeDef>
        <spirit:typeName>std_logic</spirit:typeName>
        <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
        <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
        </spirit:wireTypeDef>
        </spirit:wireTypeDefs>
        </spirit:wire>
        </spirit:port>
        <spirit:port>
        <spirit:name>time_quanta_clk</spirit:name>
        <spirit:wire>
        <spirit:direction>out</spirit:direction>
        <spirit:wireTypeDefs>
        <spirit:wireTypeDef>
        <spirit:typeName>std_logic</spirit:typeName>
        <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
        <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
        </spirit:wireTypeDef>
        </spirit:wireTypeDefs>
        </spirit:wire>
        </spirit:port>
        <spirit:port>
        <spirit:name>timestamp</spirit:name>
        <spirit:wire>
        <spirit:direction>in</spirit:direction>
        <spirit:vector>
        <spirit:left spirit:format="long">63</spirit:left>
        <spirit:right spirit:format="long">0</spirit:right>
        </spirit:vector>
        <spirit:wireTypeDefs>
        <spirit:wireTypeDef>
        <spirit:typeName>std_logic_vector</spirit:typeName>
        <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
        <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
        </spirit:wireTypeDef>
        </spirit:wireTypeDefs>
        </spirit:wire>
        </spirit:port>
        <spirit:port>
        <spirit:name>s_apb_paddr</spirit:name>
        <spirit:wire>
        <spirit:direction>in</spirit:direction>
        <spirit:vector>
        <spirit:left spirit:format="long">31</spirit:left>
        <spirit:right spirit:format="long">0</spirit:right>
        </spirit:vector>
        <spirit:wireTypeDefs>
        <spirit:wireTypeDef>
        <spirit:typeName>std_logic_vector</spirit:typeName>
        <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
        <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
        </spirit:wireTypeDef>
        </spirit:wireTypeDefs>
        </spirit:wire>
        </spirit:port>
        <spirit:port>
        <spirit:name>s_apb_penable</spirit:name>
        <spirit:wire>
        <spirit:direction>in</spirit:direction>
        <spirit:wireTypeDefs>
        <spirit:wireTypeDef>
        <spirit:typeName>std_logic</spirit:typeName>
        <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
        <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
        </spirit:wireTypeDef>
        </spirit:wireTypeDefs>
        </spirit:wire>
        </spirit:port>
        <spirit:port>
        <spirit:name>s_apb_pprot</spirit:name>
        <spirit:wire>
        <spirit:direction>in</spirit:direction>
        <spirit:vector>
        <spirit:left spirit:format="long">2</spirit:left>
        <spirit:right spirit:format="long">0</spirit:right>
        </spirit:vector>
        <spirit:wireTypeDefs>
        <spirit:wireTypeDef>
        <spirit:typeName>std_logic_vector</spirit:typeName>
        <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
        <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
        </spirit:wireTypeDef>
        </spirit:wireTypeDefs>
        </spirit:wire>
        </spirit:port>
        <spirit:port>
        <spirit:name>s_apb_prdata</spirit:name>
        <spirit:wire>
        <spirit:direction>out</spirit:direction>
        <spirit:vector>
        <spirit:left spirit:format="long">31</spirit:left>
        <spirit:right spirit:format="long">0</spirit:right>
        </spirit:vector>
        <spirit:wireTypeDefs>
        <spirit:wireTypeDef>
        <spirit:typeName>std_logic_vector</spirit:typeName>
        <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
        <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
        </spirit:wireTypeDef>
        </spirit:wireTypeDefs>
        </spirit:wire>
        </spirit:port>
        <spirit:port>
        <spirit:name>s_apb_pready</spirit:name>
        <spirit:wire>
        <spirit:direction>out</spirit:direction>
        <spirit:wireTypeDefs>
        <spirit:wireTypeDef>
        <spirit:typeName>std_logic</spirit:typeName>
        <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
        <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
        </spirit:wireTypeDef>
        </spirit:wireTypeDefs>
        </spirit:wire>
        </spirit:port>
        <spirit:port>
        <spirit:name>s_apb_psel</spirit:name>
        <spirit:wire>
        <spirit:direction>in</spirit:direction>
        <spirit:wireTypeDefs>
        <spirit:wireTypeDef>
        <spirit:typeName>std_logic</spirit:typeName>
        <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
        <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
        </spirit:wireTypeDef>
        </spirit:wireTypeDefs>
        </spirit:wire>
        </spirit:port>
        <spirit:port>
        <spirit:name>s_apb_pslverr</spirit:name>
        <spirit:wire>
        <spirit:direction>out</spirit:direction>
        <spirit:wireTypeDefs>
        <spirit:wireTypeDef>
        <spirit:typeName>std_logic</spirit:typeName>
        <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
        <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
        </spirit:wireTypeDef>
        </spirit:wireTypeDefs>
        </spirit:wire>
        </spirit:port>
        <spirit:port>
        <spirit:name>s_apb_pstrb</spirit:name>
        <spirit:wire>
        <spirit:direction>in</spirit:direction>
        <spirit:vector>
        <spirit:left spirit:format="long">3</spirit:left>
        <spirit:right spirit:format="long">0</spirit:right>
        </spirit:vector>
        <spirit:wireTypeDefs>
        <spirit:wireTypeDef>
        <spirit:typeName>std_logic_vector</spirit:typeName>
        <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
        <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
        </spirit:wireTypeDef>
        </spirit:wireTypeDefs>
        </spirit:wire>
        </spirit:port>
        <spirit:port>
        <spirit:name>s_apb_pwdata</spirit:name>
        <spirit:wire>
        <spirit:direction>in</spirit:direction>
        <spirit:vector>
        <spirit:left spirit:format="long">31</spirit:left>
        <spirit:right spirit:format="long">0</spirit:right>
        </spirit:vector>
        <spirit:wireTypeDefs>
        <spirit:wireTypeDef>
        <spirit:typeName>std_logic_vector</spirit:typeName>
        <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
        <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
        </spirit:wireTypeDef>
        </spirit:wireTypeDefs>
        </spirit:wire>
        </spirit:port>
        <spirit:port>
        <spirit:name>s_apb_pwrite</spirit:name>
        <spirit:wire>
        <spirit:direction>in</spirit:direction>
        <spirit:wireTypeDefs>
        <spirit:wireTypeDef>
        <spirit:typeName>std_logic</spirit:typeName>
        <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
        <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
        </spirit:wireTypeDef>
        </spirit:wireTypeDefs>
        </spirit:wire>
        </spirit:port>
        </spirit:ports>
        <spirit:modelParameters>
        <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="boolean">
        <spirit:name>use_logger</spirit:name>
        <spirit:displayName>Use Logger</spirit:displayName>
        <spirit:value spirit:format="bool" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.use_logger">true</spirit:value>
        </spirit:modelParameter>
        <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>rx_buffer_size</spirit:name>
        <spirit:displayName>Rx Buffer Size</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.rx_buffer_size" spirit:minimum="4" spirit:maximum="512" spirit:rangeType="long">128</spirit:value>
        </spirit:modelParameter>
        <spirit:modelParameter spirit:dataType="boolean">
        <spirit:name>use_sync</spirit:name>
        <spirit:displayName>Use Sync</spirit:displayName>
        <spirit:value spirit:format="bool" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.use_sync">true</spirit:value>
        </spirit:modelParameter>
        <spirit:modelParameter spirit:dataType="boolean">
        <spirit:name>sup_filtA</spirit:name>
        <spirit:displayName>Sup Filta</spirit:displayName>
        <spirit:value spirit:format="bool" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.sup_filtA">true</spirit:value>
        </spirit:modelParameter>
        <spirit:modelParameter spirit:dataType="boolean">
        <spirit:name>sup_filtB</spirit:name>
        <spirit:displayName>Sup Filtb</spirit:displayName>
        <spirit:value spirit:format="bool" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.sup_filtB">true</spirit:value>
        </spirit:modelParameter>
        <spirit:modelParameter spirit:dataType="boolean">
        <spirit:name>sup_filtC</spirit:name>
        <spirit:displayName>Sup Filtc</spirit:displayName>
        <spirit:value spirit:format="bool" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.sup_filtC">true</spirit:value>
        </spirit:modelParameter>
        <spirit:modelParameter spirit:dataType="boolean">
        <spirit:name>sup_range</spirit:name>
        <spirit:displayName>Sup Range</spirit:displayName>
        <spirit:value spirit:format="bool" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.sup_range">true</spirit:value>
        </spirit:modelParameter>
        <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>logger_size</spirit:name>
        <spirit:displayName>Logger Size</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.logger_size" spirit:minimum="0" spirit:maximum="512" spirit:rangeType="long">8</spirit:value>
        </spirit:modelParameter>
        </spirit:modelParameters>
        </spirit:model>
        <spirit:choices>
        <spirit:choice>
        <spirit:name>choice_list_99a1d2b9</spirit:name>
        <spirit:enumeration>LEVEL_HIGH</spirit:enumeration>
        <spirit:enumeration>LEVEL_LOW</spirit:enumeration>
        <spirit:enumeration>EDGE_RISING</spirit:enumeration>
        <spirit:enumeration>EDGE_FALLING</spirit:enumeration>
        </spirit:choice>
        <spirit:choice>
        <spirit:name>choice_list_9d8b0d81</spirit:name>
        <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
        <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
        </spirit:choice>
        </spirit:choices>
        <spirit:fileSets>
        <spirit:fileSet>
        <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
        {% for file in files %}
        <spirit:file>
        <spirit:name>{{file}}</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
        </spirit:file>
        {% endfor %}
        </spirit:fileSet>
        <spirit:fileSet>
        <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
        {% for file in files %}
        <spirit:file>
        <spirit:name>{{file}}</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_ipstatic</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
        </spirit:file>
        {% endfor %}
        </spirit:fileSet>
        <spirit:fileSet>
        <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
        <spirit:file>
        <spirit:name>xgui/CTU_CAN_FD_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_aabbb6d4</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
        </spirit:file>
        </spirit:fileSet>
        </spirit:fileSets>
        <spirit:description>CTU_CAN_FD_v1_0</spirit:description>
        <spirit:parameters>
        <spirit:parameter>
        <spirit:name>use_logger</spirit:name>
        <spirit:displayName>Use Logger</spirit:displayName>
        <spirit:value spirit:format="bool" spirit:resolve="user" spirit:id="PARAM_VALUE.use_logger">true</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
        <spirit:name>rx_buffer_size</spirit:name>
        <spirit:displayName>Rx Buffer Size</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.rx_buffer_size" spirit:minimum="4" spirit:maximum="512" spirit:rangeType="long">128</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
        <spirit:name>use_sync</spirit:name>
        <spirit:displayName>Use Sync</spirit:displayName>
        <spirit:value spirit:format="bool" spirit:resolve="user" spirit:id="PARAM_VALUE.use_sync">true</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
        <spirit:name>sup_filtA</spirit:name>
        <spirit:displayName>Sup Filta</spirit:displayName>
        <spirit:value spirit:format="bool" spirit:resolve="user" spirit:id="PARAM_VALUE.sup_filtA">true</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
        <spirit:name>sup_filtB</spirit:name>
        <spirit:displayName>Sup Filtb</spirit:displayName>
        <spirit:value spirit:format="bool" spirit:resolve="user" spirit:id="PARAM_VALUE.sup_filtB">true</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
        <spirit:name>sup_filtC</spirit:name>
        <spirit:displayName>Sup Filtc</spirit:displayName>
        <spirit:value spirit:format="bool" spirit:resolve="user" spirit:id="PARAM_VALUE.sup_filtC">true</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
        <spirit:name>sup_range</spirit:name>
        <spirit:displayName>Sup Range</spirit:displayName>
        <spirit:value spirit:format="bool" spirit:resolve="user" spirit:id="PARAM_VALUE.sup_range">true</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
        <spirit:name>logger_size</spirit:name>
        <spirit:displayName>Logger Size</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.logger_size" spirit:minimum="0" spirit:maximum="512" spirit:rangeType="long">8</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
        <spirit:name>Component_Name</spirit:name>
        <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">CTU_CAN_FD_v1_0</spirit:value>
        </spirit:parameter>
        </spirit:parameters>
        <spirit:vendorExtensions>
        <xilinx:coreExtensions>
        <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Production">zynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qzynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">azynq</xilinx:family>
        </xilinx:supportedFamilies>
        <xilinx:taxonomies>
        <xilinx:taxonomy>/UserIP</xilinx:taxonomy>
        </xilinx:taxonomies>
        <xilinx:displayName>CTU_CAN_FD_v1_0</xilinx:displayName>
        <xilinx:definitionSource>package_project</xilinx:definitionSource>
        <xilinx:coreRevision>4</xilinx:coreRevision>
        <xilinx:coreCreationDateTime>2019-01-07T11:37:47Z</xilinx:coreCreationDateTime>
        <xilinx:tags>
        <xilinx:tag xilinx:name="nopcore"/>
        <xilinx:tag xilinx:name="user.org:user:CTU_CAN_FD:1.0_ARCHIVE_LOCATION">/home/pi/fpga/zynq/canbech-sw/modules/CTU_CAN_FD/src</xilinx:tag>
        </xilinx:tags>