Commit e54237d1 authored by Ille, Ondrej, Ing.'s avatar Ille, Ondrej, Ing.
Browse files

Added Readme to the repo

parent 7d0f4160
This is repository of CAN FD IP Core written in VHDL, originally developed at
Czech Technical University - Faculty of Electrical Engineering - Department
of Measurement.
The Core supports ISO and NON-ISO versions of the protocol for synthesis into
FPGAs. Core contains test framework written in VHDL and run with TCL scripts
in Modelsim.
Ondrej Ille
\ No newline at end of file
Markdown is supported
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment