Commit d94c6a1c authored by Ille, Ondrej, Ing.'s avatar Ille, Ondrej, Ing.

src: use proper name for bit error detector

parent fef8e8e7
......@@ -64,7 +64,7 @@ use work.reduce_lib.all;
use work.CAN_FD_register_map.all;
use work.CAN_FD_frame_format.all;
entity bit_errror_detector is
entity bit_error_detector is
generic(
-- Reset polarity
constant reset_polarity : std_logic
......@@ -119,7 +119,7 @@ entity bit_errror_detector is
);
end entity;
architecture rtl of bit_errror_detector is
architecture rtl of bit_error_detector is
-- Internal sample signal (muxed for NBT, DBT and SAMPLE)
signal sample : std_logic;
......
......@@ -543,7 +543,7 @@ begin
---------------------------------------------------------------------------
-- Bit error detector
---------------------------------------------------------------------------
bit_errror_detector_comp : bit_errror_detector
bit_error_detector_comp : bit_error_detector
generic map(
reset_polarity => reset_polarity
)
......
......@@ -865,7 +865,7 @@ package can_components is
);
end component;
component bit_errror_detector is
component bit_error_detector is
generic(
constant reset_polarity : std_logic
);
......
Markdown is supported
0% or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment