Added non-reset of output register from memory word of inferred RAM.
Synthesis was adding AND gates on each line after BRAM. This is not desirable, direct output from memory must be taken!
Showing
Please register or sign in to comment
Synthesis was adding AND gates on each line after BRAM. This is not desirable, direct output from memory must be taken!