Skip to content

GitLab

Commit 6ec76748 authored by Martin Jeřábek's avatar Martin Jeřábek
Browse files
Options

remove AXI support, add much simpler APB interface

parent 0a1d16b8
Expand all Hide whitespace changes
Inline Side-by-side
Showing with 558 additions and 1269 deletions
src/apb_ifc.vhd 0 → 100644
View file @ 6ec76748
--------------------------------------------------------------------------------
--
-- CTU CAN FD IP Core
-- Copyright (C) 2015-2018 Ondrej Ille <ondrej.ille@gmail.com>
--
-- Project advisors and co-authors:
-- Jiri Novak <jnovak@fel.cvut.cz>
-- Pavel Pisa <pisa@cmp.felk.cvut.cz>
-- Martin Jerabek <jerabma7@fel.cvut.cz>
-- Department of Measurement (http://meas.fel.cvut.cz/)
-- Faculty of Electrical Engineering (http://www.fel.cvut.cz)
-- Czech Technical University (http://www.cvut.cz/)
--
-- Permission is hereby granted, free of charge, to any person obtaining a copy
-- of this VHDL component and associated documentation files (the "Component"),
-- to deal in the Component without restriction, including without limitation
-- the rights to use, copy, modify, merge, publish, distribute, sublicense,
-- and/or sell copies of the Component, and to permit persons to whom the
-- Component is furnished to do so, subject to the following conditions:
--
-- The above copyright notice and this permission notice shall be included in
-- all copies or substantial portions of the Component.
--
-- THE COMPONENT IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
-- IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
-- FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
-- AUTHORS OR COPYRIGHTHOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
-- LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
-- FROM, OUT OF OR IN CONNECTION WITH THE COMPONENT OR THE USE OR OTHER DEALINGS
-- IN THE COMPONENT.
--
-- The CAN protocol is developed by Robert Bosch GmbH and protected by patents.
-- Anybody who wants to implement this IP core on silicon has to obtain a CAN
-- protocol license from Bosch.
--
--------------------------------------------------------------------------------
--------------------------------------------------------------------------------
-- Purpose:
-- Adaptor from APB4 to internal bus.
--------------------------------------------------------------------------------
-- Revision History:
-- May 2018 First Implementation - Martin Jerabek
--------------------------------------------------------------------------------
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
use work.CANconstants.all;
entity apb_ifc is
generic (
-- ID (bits 19-16 of reg_addr_o)
ID : natural := 1
);
port (
aclk : in std_logic;
arstn : in std_logic;
reg_data_in_o : out std_logic_vector(31 downto 0);
reg_data_out_i : in std_logic_vector(31 downto 0);
reg_addr_o : out std_logic_vector(23 downto 0);
reg_be_o : out std_logic_vector(3 downto 0);
reg_rden_o : out std_logic;
reg_wren_o : out std_logic;
s_apb_paddr : in std_logic_vector(31 downto 0);
s_apb_penable : in std_logic;
s_apb_pprot : in std_logic_vector(2 downto 0);
s_apb_prdata : out std_logic_vector(31 downto 0);
s_apb_pready : out std_logic;
s_apb_psel : in std_logic;
s_apb_pslverr : out std_logic;
s_apb_pstrb : in std_logic_vector(3 downto 0);
s_apb_pwdata : in std_logic_vector(31 downto 0);
s_apb_pwrite : in std_logic
);
end entity;
architecture rtl of apb_ifc is
signal rst_countdown_reg : natural range 0 to 2;
begin
reg_data_in_o <= s_apb_pwdata;
s_apb_prdata <= reg_data_out_i;
reg_addr_o(COMP_TYPE_ADRESS_HIGHER downto COMP_TYPE_ADRESS_LOWER) <= CAN_COMPONENT_TYPE;
reg_addr_o(ID_ADRESS_HIGHER downto ID_ADRESS_LOWER) <= std_logic_vector(to_unsigned(ID,4));
-- forward only aligned addresses (the bridge/CPU will then pick the bytes itself)
reg_addr_o(ID_ADRESS_LOWER-1 downto 2) <= s_apb_paddr(ID_ADRESS_LOWER-1 downto 2);
reg_addr_o(1 downto 0) <= (others => '0');
reg_be_o <= s_apb_pstrb when s_apb_pwrite = '1' else (others => '1'); -- path can be shortened by registering
reg_rden_o <= s_apb_psel and not s_apb_pwrite;
reg_wren_o <= s_apb_psel and s_apb_pwrite and s_apb_penable; -- path can be shortened by registering it
-- ignore s_apb_pprot
p_rready:process(arstn, aclk)
begin
if arstn = '0' then
rst_countdown_reg <= 2;
elsif rising_edge(aclk) then
if rst_countdown_reg > 0 then
rst_countdown_reg <= rst_countdown_reg - 1;
end if;
end if;
end process;
s_apb_pready <= '1' when rst_countdown_reg = 0 else '0';
s_apb_pslverr <= '0';
end architecture rtl;
src/axi_ifc.vhd deleted 100644 → 0
View file @ 0a1d16b8
--------------------------------------------------------------------------------
--
-- CTU CAN FD IP Core
-- Copyright (C) 2015-2018 Ondrej Ille <ondrej.ille@gmail.com>
--
-- Project advisors and co-authors:
-- Jiri Novak <jnovak@fel.cvut.cz>
-- Pavel Pisa <pisa@cmp.felk.cvut.cz>
-- Martin Jerabek <jerabma7@fel.cvut.cz>
-- Department of Measurement (http://meas.fel.cvut.cz/)
-- Faculty of Electrical Engineering (http://www.fel.cvut.cz)
-- Czech Technical University (http://www.cvut.cz/)
--
-- Permission is hereby granted, free of charge, to any person obtaining a copy
-- of this VHDL component and associated documentation files (the "Component"),
-- to deal in the Component without restriction, including without limitation
-- the rights to use, copy, modify, merge, publish, distribute, sublicense,
-- and/or sell copies of the Component, and to permit persons to whom the
-- Component is furnished to do so, subject to the following conditions:
--
-- The above copyright notice and this permission notice shall be included in
-- all copies or substantial portions of the Component.
--
-- THE COMPONENT IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
-- IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
-- FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
-- AUTHORS OR COPYRIGHTHOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
-- LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
-- FROM, OUT OF OR IN CONNECTION WITH THE COMPONENT OR THE USE OR OTHER DEALINGS
-- IN THE COMPONENT.
--
-- The CAN protocol is developed by Robert Bosch GmbH and protected by patents.
-- Anybody who wants to implement this IP core on silicon has to obtain a CAN
-- protocol license from Bosch.
--
--------------------------------------------------------------------------------
--------------------------------------------------------------------------------
-- Purpose:
-- Adaptor from AXI4-Lite to internal bus.
-- Serializes reads and writes, adds some ID bits to address.
--------------------------------------------------------------------------------
-- NOTE: BREADY and RREADY are assumed to be always active.
--------------------------------------------------------------------------------
-- Revision History:
-- March 2018 First Implementation - Martin Jerabek
--------------------------------------------------------------------------------
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
use work.CANconstants.all;
entity axi_ifc is
generic (
-- Users to add parameters here
-- User parameters ends
-- Do not modify the parameters beyond this line
-- Width of S_AXI data bus
C_S_AXI_DATA_WIDTH : integer := 32;
-- Width of S_AXI address bus
C_S_AXI_ADDR_WIDTH : integer := 24;
-- ID (bits 19-16 of reg_addr_o)
ID : natural := 1
);
port (
-- Users to add ports here
reg_data_in_o : out std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);
reg_data_out_i : in std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);
reg_addr_o : out std_logic_vector(C_S_AXI_ADDR_WIDTH-1 downto 0);
reg_be_o : out std_logic_vector((C_S_AXI_DATA_WIDTH/8)-1 downto 0);
reg_rden_o : out std_logic;
reg_wren_o : out std_logic;
-- User ports ends
-- Do not modify the ports beyond this line
-- Global Clock Signal
S_AXI_ACLK : in std_logic;
-- Global Reset Signal. This Signal is Active LOW
S_AXI_ARESETN : in std_logic;
-- Write address (issued by master, acceped by Slave)
S_AXI_AWADDR : in std_logic_vector(C_S_AXI_ADDR_WIDTH-1 downto 0);
-- Write channel Protection type. This signal indicates the
-- privilege and security level of the transaction, and whether
-- the transaction is a data access or an instruction access.
S_AXI_AWPROT : in std_logic_vector(2 downto 0);
-- Write address valid. This signal indicates that the master signaling
-- valid write address and control information.
S_AXI_AWVALID : in std_logic;
-- Write address ready. This signal indicates that the slave is ready
-- to accept an address and associated control signals.
S_AXI_AWREADY : out std_logic;
-- Write data (issued by master, acceped by Slave)
S_AXI_WDATA : in std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);
-- Write strobes. This signal indicates which byte lanes hold
-- valid data. There is one write strobe bit for each eight
-- bits of the write data bus.
S_AXI_WSTRB : in std_logic_vector((C_S_AXI_DATA_WIDTH/8)-1 downto 0);
-- Write valid. This signal indicates that valid write
-- data and strobes are available.
S_AXI_WVALID : in std_logic;
-- Write ready. This signal indicates that the slave
-- can accept the write data.
S_AXI_WREADY : out std_logic;
-- Write response. This signal indicates the status
-- of the write transaction.
S_AXI_BRESP : out std_logic_vector(1 downto 0);
-- Write response valid. This signal indicates that the channel
-- is signaling a valid write response.
S_AXI_BVALID : out std_logic;
-- Response ready. This signal indicates that the master
-- can accept a write response.
S_AXI_BREADY : in std_logic;
-- Read address (issued by master, acceped by Slave)
S_AXI_ARADDR : in std_logic_vector(C_S_AXI_ADDR_WIDTH-1 downto 0);
-- Protection type. This signal indicates the privilege
-- and security level of the transaction, and whether the
-- transaction is a data access or an instruction access.
S_AXI_ARPROT : in std_logic_vector(2 downto 0);
-- Read address valid. This signal indicates that the channel
-- is signaling valid read address and control information.
S_AXI_ARVALID : in std_logic;
-- Read address ready. This signal indicates that the slave is
-- ready to accept an address and associated control signals.
S_AXI_ARREADY : out std_logic;
-- Read data (issued by slave)
S_AXI_RDATA : out std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);
-- Read response. This signal indicates the status of the
-- read transfer.
S_AXI_RRESP : out std_logic_vector(1 downto 0);
-- Read valid. This signal indicates that the channel is
-- signaling the required read data.
S_AXI_RVALID : out std_logic;
-- Read ready. This signal indicates that the master can
-- accept the read data and response information.
S_AXI_RREADY : in std_logic
);
end entity axi_ifc;
architecture rtl of axi_ifc is
-- AXI4LITE signals
--signal axi_awaddr : std_logic_vector(C_S_AXI_ADDR_WIDTH-1 downto 0);
signal axi_awready : std_logic;
signal axi_wready : std_logic;
signal axi_bresp : std_logic_vector(1 downto 0);
signal axi_bvalid : std_logic;
signal axi_araddr : std_logic_vector(C_S_AXI_ADDR_WIDTH-1 downto 0);
signal axi_arready : std_logic;
signal axi_rresp : std_logic_vector(1 downto 0);
signal axi_rvalid : std_logic;
signal addr_regoff : std_logic_vector(ID_ADRESS_LOWER-1 downto 2); -- forward only aligned addresses (the bridge/CPU will then pick the bytes itself)
signal want_to_read : std_logic;
signal want_to_write : std_logic;
signal want_to_write_q : std_logic;
signal read_in_progress : std_logic;
signal write_in_progress : std_logic;
signal write_precedence : std_logic;
signal write_precedence_r : std_logic;
signal write_precedence_set : std_logic;
signal write_precedence_reset : boolean;
constant READ_STAGE_END : natural := 1;
signal read_stage : natural range 0 to READ_STAGE_END;
signal write_stage : natural range 0 to 1;
begin
-- I/O Connections assignments
S_AXI_AWREADY <= axi_awready;
S_AXI_WREADY <= axi_wready;
S_AXI_BRESP <= axi_bresp;
S_AXI_BVALID <= axi_bvalid;
S_AXI_ARREADY <= axi_arready;
S_AXI_RRESP <= axi_rresp;
S_AXI_RVALID <= axi_rvalid;
reg_data_in_o <= S_AXI_WDATA;
S_AXI_RDATA <= reg_data_out_i;
-- arbitrate
-- "the slave must not wait for the master to assert BREADY before asserting BVALID"!
want_to_write <= S_AXI_WVALID and S_AXI_AWVALID;
want_to_read <= S_AXI_RREADY and S_AXI_ARVALID;
p_wtwq: process(S_AXI_ARESETN, S_AXI_ACLK)
begin
if (S_AXI_ARESETN = '0') then
want_to_write_q <= '0';
elsif rising_edge(S_AXI_ACLK) then
want_to_write_q <= want_to_write;
end if;
end process;
p_wpq:process(S_AXI_ARESETN, S_AXI_ACLK)
begin
if S_AXI_ARESETN = '0' then
write_precedence_r <= '0';
elsif rising_edge(S_AXI_ACLK) then
if write_precedence_reset then
write_precedence_r <= not want_to_read;
elsif write_precedence_set = '1' then
write_precedence_r <= not want_to_read;
end if;
end if;
end process;
write_precedence_set <= want_to_write and not want_to_write_q;
write_precedence <= (write_precedence_set and not want_to_read) or write_precedence_r;
-- write:
-- write_in_progress = want_to_write and (not want_to_read or write_precedence)
--
-- write_in_progress
-- stage 0:
-- -> async latch addr, be
-- -> async set ready, wren
-- -> async set bresp, bvalid
-- -> set write_stage=1
-- stage 1:
-- -> async unlatch everything, unset ready
-- - sync: if bready=1 -> async unset bvalid
-- -> set write_stage=0
-- -> sync unset write_precedence_r
--
-- read:
-- read_in_progress = want_to_read and (not want_to_write or not write_precedence)
--
-- read_in_progress
-- stage 0:
-- -> async latch addr
-- -> async set ready, rden
-- -> set read_stage=1
-- stage 1:
-- -> async unlatch everything, unset ready, rden
-- -> set rdata
-- - sync: if rready=1 -> unset rvalid
-- -> set read_stage=0
write_in_progress <= want_to_write and (not want_to_read or write_precedence);
read_in_progress <= want_to_read and not (want_to_write and write_precedence);
p_read:process(S_AXI_ARESETN, S_AXI_ACLK)
begin
if S_AXI_ARESETN = '0' then
read_stage <= 0;
elsif rising_edge(S_AXI_ACLK) then
if read_in_progress = '1' and read_stage < READ_STAGE_END then
read_stage <= read_stage + 1;
elsif read_stage = READ_STAGE_END and S_AXI_RREADY = '1' then
read_stage <= 0;
end if;
end if;
end process;
write_precedence_reset <= write_stage = 1 and S_AXI_BREADY = '1';
p_write:process(S_AXI_ARESETN, S_AXI_ACLK)
begin
if S_AXI_ARESETN = '0' then
write_stage <= 0;
elsif rising_edge(S_AXI_ACLK) then
if write_stage = 0 and write_in_progress = '1' then
write_stage <= 1;
elsif write_stage = 1 and S_AXI_BREADY = '1' then
write_stage <= 0;
-- reset write_precedence_r
end if;
end if;
end process;
reg_addr_o(COMP_TYPE_ADRESS_HIGHER downto COMP_TYPE_ADRESS_LOWER) <= CAN_COMPONENT_TYPE;
reg_addr_o(ID_ADRESS_HIGHER downto ID_ADRESS_LOWER) <= std_logic_vector(to_unsigned(ID,4));
reg_addr_o(addr_regoff'range) <= addr_regoff;
reg_addr_o(1 downto 0) <= (others => '0');
p_async_common:process(S_AXI_ARESETN, write_in_progress, write_stage, S_AXI_BREADY, read_in_progress, read_stage)
begin
if S_AXI_ARESETN = '0' then
addr_regoff <= (others => '0');
elsif write_in_progress = '1' and (write_stage = 0 or S_AXI_BREADY = '1') then
addr_regoff <= S_AXI_AWADDR(addr_regoff'range);
elsif read_in_progress = '1' and read_stage = 0 then -- no back-to-back for read (need waitcycle)
addr_regoff <= S_AXI_ARADDR(addr_regoff'range);
else
addr_regoff <= (others => '0');
end if;
end process;
p_async_read:process(S_AXI_ARESETN, read_in_progress, read_stage)
begin
if S_AXI_ARESETN /= '0' and read_in_progress = '1' then
reg_rden_o <= '1';
if read_stage < READ_STAGE_END then
axi_arready <= '0';
axi_rvalid <= '0';
else
axi_arready <= '1';
axi_rvalid <= '1';
end if;
else
reg_rden_o <= '0';
axi_arready <= '0';
axi_rvalid <= '0';
end if;
axi_rresp <= "00"; -- OK
end process;
p_async_write:process(S_AXI_ARESETN, write_in_progress, write_stage, S_AXI_BREADY)
begin
if S_AXI_ARESETN /= '0' and write_in_progress = '1' and (write_stage = 0 or S_AXI_BREADY = '1') then
reg_be_o <= S_AXI_WSTRB;
reg_wren_o <= '1';
axi_awready <= '1';
axi_wready <= '1';
axi_bvalid <= '1';
axi_bresp <= "00"; -- OK
else
reg_be_o <= (others => '1');
reg_wren_o <= '0';
axi_awready <= '0';
axi_wready <= '0';
axi_bvalid <= '0';
axi_bresp <= "00";
end if;
end process;
end architecture rtl;
src/can_top_apb.vhd 0 → 100644
View file @ 6ec76748
--------------------------------------------------------------------------------
--
-- CTU CAN FD IP Core
-- Copyright (C) 2015-2018 Ondrej Ille <ondrej.ille@gmail.com>
--
-- Project advisors and co-authors:
-- Jiri Novak <jnovak@fel.cvut.cz>
-- Pavel Pisa <pisa@cmp.felk.cvut.cz>
-- Martin Jerabek <jerabma7@fel.cvut.cz>
-- Department of Measurement (http://meas.fel.cvut.cz/)
-- Faculty of Electrical Engineering (http://www.fel.cvut.cz)
-- Czech Technical University (http://www.cvut.cz/)
--
-- Permission is hereby granted, free of charge, to any person obtaining a copy
-- of this VHDL component and associated documentation files (the "Component"),
-- to deal in the Component without restriction, including without limitation
-- the rights to use, copy, modify, merge, publish, distribute, sublicense,
-- and/or sell copies of the Component, and to permit persons to whom the
-- Component is furnished to do so, subject to the following conditions:
--
-- The above copyright notice and this permission notice shall be included in
-- all copies or substantial portions of the Component.
--
-- THE COMPONENT IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
-- IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
-- FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
-- AUTHORS OR COPYRIGHTHOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
-- LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
-- FROM, OUT OF OR IN CONNECTION WITH THE COMPONENT OR THE USE OR OTHER DEALINGS
-- IN THE COMPONENT.
--
-- The CAN protocol is developed by Robert Bosch GmbH and protected by patents.
-- Anybody who wants to implement this IP core on silicon has to obtain a CAN
-- protocol license from Bosch.
--
--------------------------------------------------------------------------------
--------------------------------------------------------------------------------
-- Purpose:
-- Top-level entity using APB4.
--------------------------------------------------------------------------------
-- Revision History:
-- May 2018 First Implementation
--------------------------------------------------------------------------------
library ieee;
use ieee.std_logic_1164.all;
entity CTU_CAN_FD_v1_0 is
generic(
use_logger : boolean := true;
rx_buffer_size : natural range 4 to 512 := 128;
use_sync : boolean := true;
sup_filtA : boolean := true;
sup_filtB : boolean := true;
sup_filtC : boolean := true;
sup_range : boolean := true;
tx_time_sup : boolean := true;
sup_be : boolean := true;
logger_size : natural range 0 to 512 := 8
);
port(
aclk : in std_logic;
arstn : in std_logic;
irq : out std_logic;
CAN_tx : out std_logic;
CAN_rx : in std_logic;
time_quanta_clk : out std_logic;
timestamp : in std_logic_vector(63 downto 0);
-- Ports of APB4
s_apb_paddr : in std_logic_vector(31 downto 0);
s_apb_penable : in std_logic;
s_apb_pprot : in std_logic_vector(2 downto 0);
s_apb_prdata : out std_logic_vector(31 downto 0);
s_apb_pready : out std_logic;
s_apb_psel : in std_logic;
s_apb_pslverr : out std_logic;
s_apb_pstrb : in std_logic_vector(3 downto 0);
s_apb_pwdata : in std_logic_vector(31 downto 0);
s_apb_pwrite : in std_logic
);
end entity CTU_CAN_FD_v1_0;
architecture rtl of CTU_CAN_FD_v1_0 is
component CAN_top_level is
generic(
constant use_logger : boolean := true;
constant rx_buffer_size : natural range 4 to 512 := 128;
constant use_sync : boolean := true;
constant ID : natural range 0 to 15 := 1;
constant sup_filtA : boolean := true;
constant sup_filtB : boolean := true;
constant sup_filtC : boolean := true;
constant sup_range : boolean := true;
constant tx_time_sup : boolean := true;
constant sup_be : boolean := true;
constant logger_size : natural range 0 to 512 := 8
);
port(
signal clk_sys : in std_logic;
signal res_n : in std_logic;
signal data_in : in std_logic_vector(31 downto 0);
signal data_out : out std_logic_vector(31 downto 0);
signal adress : in std_logic_vector(23 downto 0);
signal scs : in std_logic; --Chip select
signal srd : in std_logic; --Serial read
signal swr : in std_logic; --Serial write
signal sbe : in std_logic_vector(3 downto 0);
signal int : out std_logic;
signal CAN_tx : out std_logic;
signal CAN_rx : in std_logic;
signal time_quanta_clk : out std_logic;
signal timestamp : in std_logic_vector(63 downto 0)
);
end component;
component apb_ifc is
generic (
-- ID (bits 19-16 of reg_addr_o)
ID : natural := 1
);
port (
aclk : in std_logic;
arstn : in std_logic;
reg_data_in_o : out std_logic_vector(31 downto 0);
reg_data_out_i : in std_logic_vector(31 downto 0);
reg_addr_o : out std_logic_vector(23 downto 0);
reg_be_o : out std_logic_vector(3 downto 0);
reg_rden_o : out std_logic;
reg_wren_o : out std_logic;
s_apb_paddr : in std_logic_vector(31 downto 0);
s_apb_penable : in std_logic;
s_apb_pprot : in std_logic_vector(2 downto 0);
s_apb_prdata : out std_logic_vector(31 downto 0);
s_apb_pready : out std_logic;
s_apb_psel : in std_logic;
s_apb_pslverr : out std_logic;
s_apb_pstrb : in std_logic_vector(3 downto 0);
s_apb_pwdata : in std_logic_vector(31 downto 0);
s_apb_pwrite : in std_logic
);
end component;
signal reg_data_in : std_logic_vector(31 downto 0);
signal reg_data_out : std_logic_vector(31 downto 0);
signal reg_addr : std_logic_vector(23 downto 0);
signal reg_be : std_logic_vector(3 downto 0);
signal reg_rden : std_logic;
signal reg_wren : std_logic;
begin
i_can: CAN_top_level
generic map (
use_logger => use_logger,
rx_buffer_size => rx_buffer_size,
use_sync => use_sync,
sup_filtA => sup_filtA,
sup_filtB => sup_filtB,
sup_filtC => sup_filtC,
sup_range => sup_range,
tx_time_sup => tx_time_sup,
sup_be => sup_be,
logger_size => logger_size
)
port map (
clk_sys => aclk,
res_n => arstn,
data_in => reg_data_in,
data_out => reg_data_out,
adress => reg_addr,
scs => '1',
srd => reg_rden,
swr => reg_wren,
sbe => reg_be,
int => irq,