Skip to content
GitLab
Projects
Groups
Snippets
Help
Loading...
Help
Help
Support
Community forum
Keyboard shortcuts
?
Submit feedback
Contribute to GitLab
Sign in
Toggle navigation
C
CTU CAN FD IP Core
Project overview
Project overview
Details
Activity
Releases
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Issues
16
Issues
16
List
Boards
Labels
Service Desk
Milestones
Merge Requests
0
Merge Requests
0
CI / CD
CI / CD
Pipelines
Jobs
Schedules
Operations
Operations
Incidents
Environments
Packages & Registries
Packages & Registries
Container Registry
Analytics
Analytics
CI / CD
Repository
Value Stream
Wiki
Wiki
Snippets
Snippets
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Create a new issue
Jobs
Commits
Issue Boards
Open sidebar
canbus
CTU CAN FD IP Core
Commits
5808ea4b
Commit
5808ea4b
authored
Mar 11, 2019
by
Martin Jeřábek
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
tests: sanity: fix tcl layout
parent
2141c8c0
Changes
1
Hide whitespace changes
Inline
Side-by-side
Showing
1 changed file
with
49 additions
and
49 deletions
+49
-49
test/sanity/sanity_env_setup.tcl
test/sanity/sanity_env_setup.tcl
+49
-49
No files found.
test/sanity/sanity_env_setup.tcl
View file @
5808ea4b
...
...
@@ -44,7 +44,7 @@ global SILENT_SANITY
start_CAN_simulation
"sanity_test_wrapper"
quietly set INST1
"can_inst_1"
quietly set CORE
"c
ore_top
_comp"
quietly set CORE
"c
an_core
_comp"
################################################################################
# Adding the waves
...
...
@@ -110,10 +110,10 @@ add wave -label "CAN Tx" -expand $WRCOMP/can_tx_v
add wave -label
"CAN Rx"
-expand $WRCOMP/can_rx_v
add wave -group
"Protocol states"
\
-label
"Node 1"
$WRCOMP/comp_gen__1/node_1_comp/c
ore_top
_comp/PC_State
\
-label
"Node 2"
$WRCOMP/comp_gen__2/node_1_comp/c
ore_top
_comp/PC_State
\
-label
"Node 3"
$WRCOMP/comp_gen__3/node_1_comp/c
ore_top
_comp/PC_State
\
-label
"Node 4"
$WRCOMP/comp_gen__4/node_1_comp/c
ore_top
_comp/PC_State
-label
"Node 1"
$WRCOMP/comp_gen__1/node_1_comp/c
an_core
_comp/PC_State
\
-label
"Node 2"
$WRCOMP/comp_gen__2/node_1_comp/c
an_core
_comp/PC_State
\
-label
"Node 3"
$WRCOMP/comp_gen__3/node_1_comp/c
an_core
_comp/PC_State
\
-label
"Node 4"
$WRCOMP/comp_gen__4/node_1_comp/c
an_core
_comp/PC_State
if
{
$SILENT_SANITY ==
"false"
}
{
add wave -group
"Bit time state"
\
...
...
@@ -123,16 +123,16 @@ add wave -group "Bit time state" \
-label
"Node 4"
$WRCOMP/comp_gen__4/node_1_comp/bt_FSM_out
add wave -group
"Trancieve triggers"
\
-label
"Node 1"
$WRCOMP/comp_gen__1/node_1_comp/c
ore_top
_comp/tran_trig
\
-label
"Node 2"
$WRCOMP/comp_gen__2/node_1_comp/c
ore_top
_comp/tran_trig
\
-label
"Node 3"
$WRCOMP/comp_gen__3/node_1_comp/c
ore_top
_comp/tran_trig
\
-label
"Node 4"
$WRCOMP/comp_gen__4/node_1_comp/c
ore_top
_comp/tran_trig
-label
"Node 1"
$WRCOMP/comp_gen__1/node_1_comp/c
an_core
_comp/tran_trig
\
-label
"Node 2"
$WRCOMP/comp_gen__2/node_1_comp/c
an_core
_comp/tran_trig
\
-label
"Node 3"
$WRCOMP/comp_gen__3/node_1_comp/c
an_core
_comp/tran_trig
\
-label
"Node 4"
$WRCOMP/comp_gen__4/node_1_comp/c
an_core
_comp/tran_trig
add wave -group
"Recieve triggers"
\
-label
"Node 1"
$WRCOMP/comp_gen__1/node_1_comp/c
ore_top
_comp/rec_trig
\
-label
"Node 2"
$WRCOMP/comp_gen__2/node_1_comp/c
ore_top
_comp/rec_trig
\
-label
"Node 3"
$WRCOMP/comp_gen__3/node_1_comp/c
ore_top
_comp/rec_trig
\
-label
"Node 4"
$WRCOMP/comp_gen__4/node_1_comp/c
ore_top
_comp/rec_trig
-label
"Node 1"
$WRCOMP/comp_gen__1/node_1_comp/c
an_core
_comp/rec_trig
\
-label
"Node 2"
$WRCOMP/comp_gen__2/node_1_comp/c
an_core
_comp/rec_trig
\
-label
"Node 3"
$WRCOMP/comp_gen__3/node_1_comp/c
an_core
_comp/rec_trig
\
-label
"Node 4"
$WRCOMP/comp_gen__4/node_1_comp/c
an_core
_comp/rec_trig
add wave -group
"Hard sync edge"
\
-label
"Node 1"
$WRCOMP/comp_gen__1/node_1_comp/hard_sync_edge_valid
\
...
...
@@ -141,16 +141,16 @@ add wave -group "Hard sync edge" \
-label
"Node 4"
$WRCOMP/comp_gen__4/node_1_comp/hard_sync_edge_valid
add wave -group
"Synchronization type"
\
-label
"Node 1"
$WRCOMP/comp_gen__1/node_1_comp/c
ore_top
_comp/sync_control
\
-label
"Node 2"
$WRCOMP/comp_gen__2/node_1_comp/c
ore_top
_comp/sync_control
\
-label
"Node 3"
$WRCOMP/comp_gen__3/node_1_comp/c
ore_top
_comp/sync_control
\
-label
"Node 4"
$WRCOMP/comp_gen__4/node_1_comp/c
ore_top
_comp/sync_control
-label
"Node 1"
$WRCOMP/comp_gen__1/node_1_comp/c
an_core
_comp/sync_control
\
-label
"Node 2"
$WRCOMP/comp_gen__2/node_1_comp/c
an_core
_comp/sync_control
\
-label
"Node 3"
$WRCOMP/comp_gen__3/node_1_comp/c
an_core
_comp/sync_control
\
-label
"Node 4"
$WRCOMP/comp_gen__4/node_1_comp/c
an_core
_comp/sync_control
add wave -group
"Sample control"
\
-label
"Node 1"
$WRCOMP/comp_gen__1/node_1_comp/c
ore_top
_comp/sp_control
\
-label
"Node 2"
$WRCOMP/comp_gen__2/node_1_comp/c
ore_top
_comp/sp_control
\
-label
"Node 3"
$WRCOMP/comp_gen__3/node_1_comp/c
ore_top
_comp/sp_control
\
-label
"Node 4"
$WRCOMP/comp_gen__4/node_1_comp/c
ore_top
_comp/sp_control
-label
"Node 1"
$WRCOMP/comp_gen__1/node_1_comp/c
an_core
_comp/sp_control
\
-label
"Node 2"
$WRCOMP/comp_gen__2/node_1_comp/c
an_core
_comp/sp_control
\
-label
"Node 3"
$WRCOMP/comp_gen__3/node_1_comp/c
an_core
_comp/sp_control
\
-label
"Node 4"
$WRCOMP/comp_gen__4/node_1_comp/c
an_core
_comp/sp_control
add wave -group
"Time quantum start"
\
-label
"Node 1"
$WRCOMP/comp_gen__1/node_1_comp/prescaler_comp/tq_edge
\
...
...
@@ -166,45 +166,45 @@ add wave -group "System clocks" \
}
add wave -group
"Error states"
\
-label
"Node 1"
$WRCOMP/comp_gen__1/node_1_comp/c
ore_top
_comp/error_state
\
-label
"Node 2"
$WRCOMP/comp_gen__2/node_1_comp/c
ore_top
_comp/error_state
\
-label
"Node 3"
$WRCOMP/comp_gen__3/node_1_comp/c
ore_top
_comp/error_state
\
-label
"Node 4"
$WRCOMP/comp_gen__4/node_1_comp/c
ore_top
_comp/error_state
-label
"Node 1"
$WRCOMP/comp_gen__1/node_1_comp/c
an_core
_comp/error_state
\
-label
"Node 2"
$WRCOMP/comp_gen__2/node_1_comp/c
an_core
_comp/error_state
\
-label
"Node 3"
$WRCOMP/comp_gen__3/node_1_comp/c
an_core
_comp/error_state
\
-label
"Node 4"
$WRCOMP/comp_gen__4/node_1_comp/c
an_core
_comp/error_state
add wave -group
"Operation states"
\
-label
"Node 1"
$WRCOMP/comp_gen__1/node_1_comp/c
ore_top
_comp/OP_State
\
-label
"Node 2"
$WRCOMP/comp_gen__2/node_1_comp/c
ore_top
_comp/OP_State
\
-label
"Node 3"
$WRCOMP/comp_gen__3/node_1_comp/c
ore_top
_comp/OP_State
\
-label
"Node 4"
$WRCOMP/comp_gen__4/node_1_comp/c
ore_top
_comp/OP_State
-label
"Node 1"
$WRCOMP/comp_gen__1/node_1_comp/c
an_core
_comp/OP_State
\
-label
"Node 2"
$WRCOMP/comp_gen__2/node_1_comp/c
an_core
_comp/OP_State
\
-label
"Node 3"
$WRCOMP/comp_gen__3/node_1_comp/c
an_core
_comp/OP_State
\
-label
"Node 4"
$WRCOMP/comp_gen__4/node_1_comp/c
an_core
_comp/OP_State
add wave -group
"Identifier shift registers (Base part)"
\
-label
"Node 1"
$WRCOMP/comp_gen__1/node_1_comp/c
ore_top
_comp/PC_State_comp/tran_ident_base_sr
\
-label
"Node 2"
$WRCOMP/comp_gen__2/node_1_comp/c
ore_top
_comp/PC_State_comp/tran_ident_base_sr
\
-label
"Node 3"
$WRCOMP/comp_gen__3/node_1_comp/c
ore_top
_comp/PC_State_comp/tran_ident_base_sr
\
-label
"Node 4"
$WRCOMP/comp_gen__4/node_1_comp/c
ore_top
_comp/PC_State_comp/tran_ident_base_sr
\
-label
"Node 1"
$WRCOMP/comp_gen__1/node_1_comp/c
an_core
_comp/PC_State_comp/tran_ident_base_sr
\
-label
"Node 2"
$WRCOMP/comp_gen__2/node_1_comp/c
an_core
_comp/PC_State_comp/tran_ident_base_sr
\
-label
"Node 3"
$WRCOMP/comp_gen__3/node_1_comp/c
an_core
_comp/PC_State_comp/tran_ident_base_sr
\
-label
"Node 4"
$WRCOMP/comp_gen__4/node_1_comp/c
an_core
_comp/PC_State_comp/tran_ident_base_sr
\
add wave -group
"Identifiers shift registers (Extended part)"
\
-label
"Node 1"
$WRCOMP/comp_gen__1/node_1_comp/c
ore_top
_comp/PC_State_comp/tran_ident_ext_sr
\
-label
"Node 2"
$WRCOMP/comp_gen__2/node_1_comp/c
ore_top
_comp/PC_State_comp/tran_ident_ext_sr
\
-label
"Node 3"
$WRCOMP/comp_gen__3/node_1_comp/c
ore_top
_comp/PC_State_comp/tran_ident_ext_sr
\
-label
"Node 4"
$WRCOMP/comp_gen__4/node_1_comp/c
ore_top
_comp/PC_State_comp/tran_ident_ext_sr
\
-label
"Node 1"
$WRCOMP/comp_gen__1/node_1_comp/c
an_core
_comp/PC_State_comp/tran_ident_ext_sr
\
-label
"Node 2"
$WRCOMP/comp_gen__2/node_1_comp/c
an_core
_comp/PC_State_comp/tran_ident_ext_sr
\
-label
"Node 3"
$WRCOMP/comp_gen__3/node_1_comp/c
an_core
_comp/PC_State_comp/tran_ident_ext_sr
\
-label
"Node 4"
$WRCOMP/comp_gen__4/node_1_comp/c
an_core
_comp/PC_State_comp/tran_ident_ext_sr
\
add wave -group
"RTR flag"
\
-label
"Node 1"
$WRCOMP/comp_gen__1/node_1_comp/c
ore_top
_comp/tran_is_rtr
\
-label
"Node 2"
$WRCOMP/comp_gen__2/node_1_comp/c
ore_top
_comp/tran_is_rtr
\
-label
"Node 3"
$WRCOMP/comp_gen__3/node_1_comp/c
ore_top
_comp/tran_is_rtr
\
-label
"Node 4"
$WRCOMP/comp_gen__4/node_1_comp/c
ore_top
_comp/tran_is_rtr
-label
"Node 1"
$WRCOMP/comp_gen__1/node_1_comp/c
an_core
_comp/tran_is_rtr
\
-label
"Node 2"
$WRCOMP/comp_gen__2/node_1_comp/c
an_core
_comp/tran_is_rtr
\
-label
"Node 3"
$WRCOMP/comp_gen__3/node_1_comp/c
an_core
_comp/tran_is_rtr
\
-label
"Node 4"
$WRCOMP/comp_gen__4/node_1_comp/c
an_core
_comp/tran_is_rtr
add wave -group
"Identifier type"
\
-label
"Node 1"
$WRCOMP/comp_gen__1/node_1_comp/c
ore_top
_comp/tran_ident_type
\
-label
"Node 2"
$WRCOMP/comp_gen__2/node_1_comp/c
ore_top
_comp/tran_ident_type
\
-label
"Node 3"
$WRCOMP/comp_gen__3/node_1_comp/c
ore_top
_comp/tran_ident_type
\
-label
"Node 4"
$WRCOMP/comp_gen__4/node_1_comp/c
ore_top
_comp/tran_ident_type
-label
"Node 1"
$WRCOMP/comp_gen__1/node_1_comp/c
an_core
_comp/tran_ident_type
\
-label
"Node 2"
$WRCOMP/comp_gen__2/node_1_comp/c
an_core
_comp/tran_ident_type
\
-label
"Node 3"
$WRCOMP/comp_gen__3/node_1_comp/c
an_core
_comp/tran_ident_type
\
-label
"Node 4"
$WRCOMP/comp_gen__4/node_1_comp/c
an_core
_comp/tran_ident_type
add wave -group
"Frame type"
\
-label
"Node 1"
$WRCOMP/comp_gen__1/node_1_comp/c
ore_top
_comp/tran_frame_type
\
-label
"Node 2"
$WRCOMP/comp_gen__2/node_1_comp/c
ore_top
_comp/tran_frame_type
\
-label
"Node 3"
$WRCOMP/comp_gen__3/node_1_comp/c
ore_top
_comp/tran_frame_type
\
-label
"Node 4"
$WRCOMP/comp_gen__4/node_1_comp/c
ore_top
_comp/tran_frame_type
-label
"Node 1"
$WRCOMP/comp_gen__1/node_1_comp/c
an_core
_comp/tran_frame_type
\
-label
"Node 2"
$WRCOMP/comp_gen__2/node_1_comp/c
an_core
_comp/tran_frame_type
\
-label
"Node 3"
$WRCOMP/comp_gen__3/node_1_comp/c
an_core
_comp/tran_frame_type
\
-label
"Node 4"
$WRCOMP/comp_gen__4/node_1_comp/c
an_core
_comp/tran_frame_type
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
.
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment