Skip to content

GitLab

C
CTU CAN FD IP Core
Commit 3af861d9 authored by Martin Jeřábek's avatar Martin Jeřábek Committed by Martin Jeřábek
Browse files
Options

sanity_test: optimize (signal delayer)

parent c6a9e31a
Show whitespace changes
Inline Side-by-side
Showing with 25 additions and 29 deletions
test/sanity/sanity_test.vhd
View file @ 3af861d9
...@@ -454,6 +454,9 @@ architecture behavioral of sanity_test is ...@@ -454,6 +454,9 @@ architecture behavioral of sanity_test is
return 10.0 * bm * 500 ps; return 10.0 * bm * 500 ps;
end function; end function;
type tr_del_t is array (1 to NODE_COUNT) of time;
signal tr_del : tr_del_t;
signal tr_tx_and_rx : std_logic_vector(1 to NODE_COUNT);
begin begin
---------------------------------------------------------------------------- ----------------------------------------------------------------------------
...@@ -516,35 +519,28 @@ begin ...@@ -516,35 +519,28 @@ begin
-- Realisation of transciever delay -- Realisation of transciever delay
---------------------------------------------------------------------------- ----------------------------------------------------------------------------
tr_del_gen : for i in 1 to NODE_COUNT generate tr_del_gen : for i in 1 to NODE_COUNT generate
trv_del_gen_proc : process tr_del(i) <= (trv_del_v(i) / 2 - 2) * f100_mhz * 1 ps
variable index : natural; when trv_del_v(i)/2 > 1 else
begin trv_del_v(i)/2 * f100_mhz * 1 ps;
if (res_n_v(i) = ACT_RESET) then trv_del_gen_tx_delayer : entity work.signal_delayer
transciever(i).tx_delay_sr <= (OTHERS => RECESSIVE); generic map (
transciever(i).rx_delay_sr <= (OTHERS => RECESSIVE); NSAMPLES => 16
transciever(i).tx_point <= RECESSIVE; )
wait for 5 ns; port map (
else input => CAN_tx_v(i),
wait until rising_edge(mb_arr(i).clk_sys); delay => tr_del(i),
delayed => transciever(i).tx_point
-- TX shift register );
transciever(i).tx_delay_sr <= tr_tx_and_rx(i) <= (transciever(i).tx_point AND transciever(i).rx_point);
transciever(i).tx_delay_sr(254 downto 0) & CAN_tx_v(i); trv_del_gen_rx_delayer : entity work.signal_delayer
generic map (
index:= trv_del_v(i) / 2; NSAMPLES => 16
if (index > 1) then )
index := index - 2; port map (
end if; input => tr_tx_and_rx(i),
transciever(i).tx_point <= transciever(i).tx_delay_sr(index); delay => tr_del(i),
delayed => CAN_rx_v(i)
-- RX Shift register );
transciever(i).rx_delay_sr <=
transciever(i).rx_delay_sr(254 downto 0) &
(transciever(i).tx_point AND transciever(i).rx_point);
CAN_rx_v(i) <= transciever(i).rx_delay_sr(index);
end if;
end process;
end generate tr_del_gen; end generate tr_del_gen;
......
Markdown is supported
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment