Commit 3453f0ae authored by Ille, Ondrej, Ing.'s avatar Ille, Ondrej, Ing.

src: Fix bit time counter reset.

parent feb7366e
......@@ -191,7 +191,7 @@ begin
if (res_n = reset_polarity) then
bt_counter_q <= (OTHERS => '0');
elsif (rising_edge(clk_sys)) then
if (tq_edge_i = '1' and drv_ena = '1') then
if ((tq_edge_i = '1' and drv_ena = '1') or bt_reset = '1') then
bt_counter_q <= bt_counter_d;
end if;
end if;
......
Markdown is supported
0%
or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment