Skip to content

GitLab

Commit 08960454 authored by Ille, Ondrej, Ing.'s avatar Ille, Ondrej, Ing.
Browse files
Options

Merge branch '205-ssp-offset-feature-test' into 'master' 

doc: Fix datasheet link

Closes #205

See merge request !311
parents 72ab7315 4b68c064
Pipeline #14494 failed with stages
          in 76 minutes and 46 seconds
          Show whitespace changes
          Inline Side-by-side
          Showing with 1 addition and 1 deletion
          README.md
          View file @ 08960454
          ...@@ -22,7 +22,7 @@ Architecture of CTU CAN FD is described in: ...@@ -22,7 +22,7 @@ Architecture of CTU CAN FD is described in:
          [![System architecture](https://img.shields.io/badge/System_architecture--blue.svg)]( http://canbus.pages.fel.cvut.cz/ctucanfd_ip_core/ctu_can_fd_architecture.pdf) [![System architecture](https://img.shields.io/badge/System_architecture--blue.svg)]( http://canbus.pages.fel.cvut.cz/ctucanfd_ip_core/ctu_can_fd_architecture.pdf)
          Functional description of CTU CAN FD is in datasheet: Functional description of CTU CAN FD is in datasheet:
          [![Datasheet](https://img.shields.io/badge/Datasheet--blue.svg)]( http://canbus.pages.fel.cvut.cz/ctucanfd_ip_core/ProgDokum.pdf) [![Datasheet](https://img.shields.io/badge/Datasheet--blue.svg)]( http://canbus.pages.fel.cvut.cz/ctucanfd_ip_core/Progdokum.pdf)
          CTU CAN FD is written with frequent usage of clock enables (FPGA) allowing inferred clock gating. CTU CAN FD is written with frequent usage of clock enables (FPGA) allowing inferred clock gating.
          ......
          Markdown is supported
          0% or .
          You are about to add 0 people to the discussion. Proceed with caution.
          Finish editing this message first!
          Please register or to comment