Commit 010cd497 authored by Ille, Ondrej, Ing.'s avatar Ille, Ondrej, Ing.

design: replace tx_data shift reg with fifo cache.

Implement TX Data Cache (FIFO like). TX Data are
stored at the time of regular sample point and read at
the time of secondary sample point.
Signed-off-by: Ille, Ondrej, Ing.'s avatarIlle, Ondrej, Ing <illeondr@fel.cvut.cz>
parent 3f73535c
Pipeline #5945 passed with stages
in 12 minutes