Implemented sample control bypassing scheme which allows
updating sample control right in first cycle after bit
rate shift. Added extra load of expected segment length
register in BRS.