All components should be reset by "res_out" output of
memory registers. Internally to memory registers,
synchronised reset (res_n_sync) is connected via AND
gate to SW reset (bit of MODE register).