Skip to content
GitLab
Explore
Sign in
canbus
CTU CAN FD IP Core
Repository
ctucanfd_ip_core
src
memory_registers
memory_registers.vhd
Find file
Blame
History
Permalink
egister_map: correct status logic after status register extension to 16-bits.
· 95031707
Pavel Pisa
authored
Jan 28, 2019
and
Ille, Ondrej, Ing.
committed
Feb 03, 2019
Signed-off-by:
Pavel Pisa
<
pisa@cmp.felk.cvut.cz
>
95031707