-
Ille, Ondrej, Ing. authored
Synthesis was adding AND gates on each line after BRAM. This is not desirable, direct output from memory must be taken!
83ba10c4
Synthesis was adding AND gates on each line after BRAM. This is not desirable, direct output from memory must be taken!