Skip to content
GitLab
Explore
Sign in
canbus
CTU CAN FD IP Core
Repository
ctucanfd_ip_core
synthesis
Vivado
xilinx_benchmark
xilinx_benchmark.runs
synth_1
CAN_top_level.vds
Find file
Blame
History
Permalink
Added Vivado benchmark project to evaluate FPGA resources.
· 7d446960
Ille, Ondrej, Ing.
authored
Apr 24, 2018
7d446960